This is "NTHU CS6132 Advanced Logic Synthesis" course project.
Implement a two-stage algorithm for technology mapping in FPGA design.
-
Notifications
You must be signed in to change notification settings - Fork 0
EricLu1218/Advanced_Logic_Synthesis
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
NTHU CS6132 Advanced Logic Synthesis Course Project (include Technology Mapping)