This repo is an Assignment project undertaken as part of the Digital System Design module, focusing on the implementation of a single cycle and Multi cycle MIPS processor written Verilog on Altera Board (DE2-115). This project provides a practical understanding of Computer Architecture and their implementation within an FPGA environment.
-
Notifications
You must be signed in to change notification settings - Fork 0
DatNT018/MIPS-Processor
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
a basic single cycle and multi cycle MIPS CPU
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published