Skip to content
View CalmLakes's full-sized avatar
💭
verilog whoot whoot
💭
verilog whoot whoot
2 followers · 4 following
  • Intel
  • Austin, Tx

Block or report CalmLakes

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
CalmLakes/README.md

About Me

  • Love ASIC/RTL Design and Verification 🔲
  • Passionate about computer architecture and tinkering with scripting languages 📟 ⚙️
  • The perfect meal is a medium-rare steak (pull it out at 135 degrees), with a side of homemade mashed potatoes and roasted asparagus 🥩🥔🌿

Popular repositories Loading

  1. apex-discord-bot apex-discord-bot Public

    Fun apex legends video game discord bot

    Python

  2. CalmLakes CalmLakes Public

    Config files for my GitHub profile.

  3. advanced-microarchitecture advanced-microarchitecture Public

    RISCV Architectural Simulator

    C++

  4. asic-design-with-verilog asic-design-with-verilog Public

    ASIC and FPGA Design Repo

    Verilog