Skip to content
View BizzoB27's full-sized avatar
0 followers · 1 following

Block or report BizzoB27

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. fundamentals-of-system-verilog fundamentals-of-system-verilog Public

    blocking and non-blocking

    SystemVerilog

  2. task-and-function-in-verilog task-and-function-in-verilog Public

    Verilog

  3. fork_join-fork_join_any-fork_join_none fork_join-fork_join_any-fork_join_none Public

    SystemVerilog

  4. mux_3x1 mux_3x1 Public

    A simple 3-to-1 multiplexer (MUX) design that selects one of three input signals based on a 2-bit select line. Useful for digital logic, FPGA/ASIC design, and learning basic combinational circuits.

    Verilog