Skip to content
View Ahmed-Ashoor's full-sized avatar
💭
Real
💭
Real

Block or report Ahmed-Ashoor

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Ahmed-Ashoor/README.md

hey there 👋 I'm Ahmed

I'm an IC designer from Egypt

- 📚 I'm currently learning Verilog HDL

pacman contribution graph

Pinned Loading

  1. SPI-Implementation SPI-Implementation Public

    A design and a testbench of an SPI system consisting of both master and slave modules in verilog.

    Verilog

  2. Sequence-Detector Sequence-Detector Public

    Using combinational and sequential logic in building a reliable digital system that detects specific binary messages and responds with the correct action based on the message. This project emphasiz…

  3. Remote-Controlled-Car-Without-Any-Microprocessors Remote-Controlled-Car-Without-Any-Microprocessors Public

    A Design for a Remote Controlled Car (Without Any Microprocessors) using simple logic gates, an ASK transmitter-receiver, Encoder-Decoder and Motor Drivers

  4. Face-Detection-App Face-Detection-App Public

    Developing a Face Detection app using MATLAB

  5. Low-Power-BJT-Amplifier Low-Power-BJT-Amplifier Public

    Low Power BJT Amplifier Design Attempt, AC Analysis on LTspice with a detailed Report

  6. Processor_8bit Processor_8bit Public

    8-bit processor in VHDL with ALU, comparator, control unit, instruction memory, and register file. Designed from basic gates for educational clarity. Fully simulated in Vivado with waveform validat…

    VHDL