Skip to content

drivers: ethernet: eth_xilinx_axienet : Add runtime MAC address generation #92411

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Jul 19, 2025
+14 −0
Merged

drivers: ethernet: eth_xilinx_axienet : Add runtime MAC address generation #92411

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
14 changes: 14 additions & 0 deletions drivers/ethernet/eth_xilinx_axienet.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -16,6 +16,7 @@ LOG_MODULE_REGISTER(eth_xilinx_axienet, CONFIG_ETHERNET_LOG_LEVEL);
#include <zephyr/net/phy.h>
#include <zephyr/irq.h>
#include <zephyr/sys/barrier.h>
#include "eth.h"

#include "../dma/dma_xilinx_axi_dma.h"

Expand Down Expand Up @@ -48,6 +49,11 @@ LOG_MODULE_REGISTER(eth_xilinx_axienet, CONFIG_ETHERNET_LOG_LEVEL);
#define XILINX_AXIENET_UNICAST_ADDRESS_WORD_0_OFFSET 0x00000700
#define XILINX_AXIENET_UNICAST_ADDRESS_WORD_1_OFFSET 0x00000704

/* Xilinx OUI (Organizationally Unique Identifier) for MAC */
#define XILINX_OUI_BYTE_0 0x00
#define XILINX_OUI_BYTE_1 0x0A
#define XILINX_OUI_BYTE_2 0x35

#if (CONFIG_DCACHE_LINE_SIZE > 0)
/* cache-line aligned to allow selective cache-line invalidation on the buffer */
#define XILINX_AXIENET_ETH_ALIGN CONFIG_DCACHE_LINE_SIZE
Expand Down Expand Up @@ -95,6 +101,8 @@ struct xilinx_axienet_config {

bool have_rx_csum_offload;
bool have_tx_csum_offload;

bool have_random_mac;
};

static void xilinx_axienet_write_register(const struct xilinx_axienet_config *config,
Expand Down Expand Up @@ -540,6 +548,11 @@ static int xilinx_axienet_probe(const struct device *dev)
LOG_INF("TX Checksum offloading %s",
config->have_tx_csum_offload ? "requested" : "disabled");

if (config->have_random_mac) {
gen_random_mac(data->mac_addr,
XILINX_OUI_BYTE_0, XILINX_OUI_BYTE_1, XILINX_OUI_BYTE_2);
}

xilinx_axienet_set_mac_address(config, data);

for (int i = 0; i < CONFIG_ETH_XILINX_AXIENET_BUFFER_NUM_RX - 1; i++) {
Expand Down Expand Up @@ -597,6 +610,7 @@ static const struct ethernet_api xilinx_axienet_api = {
.have_irq = DT_INST_NODE_HAS_PROP(inst, interrupts), \
.have_tx_csum_offload = DT_INST_PROP_OR(inst, xlnx_txcsum, 0x0) == 0x2, \
.have_rx_csum_offload = DT_INST_PROP_OR(inst, xlnx_rxcsum, 0x0) == 0x2, \
.have_random_mac = DT_INST_PROP(inst, zephyr_random_mac_address), \
}; \
\
ETH_NET_DEVICE_DT_INST_DEFINE(inst, xilinx_axienet_probe, NULL, &data_##inst, \
Expand Down