Skip to content

XIRQ interrupt handler (NEORV32 RISC-V Processor - Zephyr) #65661

Unanswered
SteveZ-Cal asked this question in General
Discussion options

You must be logged in to vote

Replies: 0 comments

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
area: RISCV RISCV Architecture (32-bit & 64-bit)
1 participant
Converted from issue

This discussion was converted from issue #65630 on November 23, 2023 09:12.