Skip to content

Commit eedf4a6

Browse files
RtkFPcaiyi_zhong
authored andcommitted
dts: arm: add dtsi for RTS5817
Add Device Tree include files for RTS5817. Signed-off-by: Darcy Lu <darcy_lu@realsil.com.cn>
1 parent 446ac39 commit eedf4a6

File tree

2 files changed

+64
-0
lines changed

2 files changed

+64
-0
lines changed
Lines changed: 17 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,17 @@
1+
/*
2+
* Copyright (c) 2024 Realtek Semiconductor, Inc.
3+
* SPDX-License-Identifier: Apache-2.0
4+
*/
5+
6+
#include <realtek/fingerprint/rts5817/rts5817_base.dtsi>
7+
8+
/ {
9+
chosen {
10+
zephyr,flash = &flash0;
11+
};
12+
13+
flash0: memory@1800000 {
14+
compatible = "soc-nv-flash";
15+
reg = <0x1800000 DT_SIZE_K(121)>;
16+
};
17+
};
Lines changed: 47 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,47 @@
1+
/*
2+
* Copyright (c) 2024 Realtek Semiconductor, Inc.
3+
* SPDX-License-Identifier: Apache-2.0
4+
*/
5+
6+
#include <arm/armv8-m.dtsi>
7+
#include <mem.h>
8+
#include <freq.h>
9+
#include <zephyr/dt-bindings/interrupt-controller/rts5817_intc.h>
10+
#include <zephyr/dt-bindings/pinctrl/rts5817_pinctrl.h>
11+
#include <zephyr/dt-bindings/reset/rts5817_reset.h>
12+
#include <zephyr/dt-bindings/clock/rts5817_clock.h>
13+
14+
/ {
15+
chosen {
16+
zephyr,sram = &sram0;
17+
};
18+
19+
cpus {
20+
#address-cells = <1>;
21+
#size-cells = <0>;
22+
23+
cpu@0 {
24+
device_type = "cpu";
25+
compatible = "arm,cortex-m33";
26+
reg = <0>;
27+
clock-frequency = <DT_FREQ_M(120)>;
28+
#address-cells = <1>;
29+
#size-cells = <1>;
30+
};
31+
};
32+
33+
sram0: memory@20000000 {
34+
compatible = "mmio-sram";
35+
reg = <0x20000000 DT_SIZE_K(256)>;
36+
};
37+
38+
soc {
39+
#address-cells = <1>;
40+
#size-cells = <1>;
41+
compatible = "simple-bus";
42+
};
43+
};
44+
45+
&nvic {
46+
arm,num-irq-priority-bits = <3>;
47+
};

0 commit comments

Comments
 (0)