Skip to content

Commit d2a5c1c

Browse files
3rangdkalowsk
3rang
authored and
dkalowsk
committed
boards: nxp_rw612: Add support for u-blox EVK-IRIS-W1x
Add basic board definition of the u-blox EVK-IRIS-W1-rw612 board. Adds maintainer info for u-blox boards. Signed-off-by: Tarang Patel <tarang3399.patel@gmail.com>
1 parent 47d6f02 commit d2a5c1c

18 files changed

+811
-0
lines changed

‎MAINTAINERS.yml

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -4669,6 +4669,15 @@ Tracing:
46694669
tests:
46704670
- tracing
46714671

4672+
u-blox Platforms:
4673+
status: maintained
4674+
maintainers:
4675+
- 3rang
4676+
files:
4677+
- boards/u-blox/
4678+
labels:
4679+
- "platform: u-blox"
4680+
46724681
USB:
46734682
status: maintained
46744683
maintainers:

‎boards/u-blox/ubx_evk_iris_w1/CMakeLists.txt

Lines changed: 24 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,24 @@
1+
#
2+
#Copyright 2022-2025 NXP
3+
#Copyright(c)2025 u-blox AG
4+
#SPDX-License-Identifier:Apache-2.0
5+
#
6+
7+
if(CONFIG_NXP_RW6XX_BOOT_HEADER)
8+
zephyr_compile_definitions(BOARD_FLASH_SIZE=${CONFIG_FLASH_SIZE}*1024)
9+
10+
if(BOARD_REVISION STREQUAL "macronix")
11+
zephyr_library_sources(macronix_flash_config.c)
12+
elseif(BOARD_REVISION STREQUAL "fidelex")
13+
zephyr_library_sources(fidelex_flash_config.c)
14+
else()
15+
message(FATAL_ERROR "Unsupported board revision: ${BOARD_REVISION}")
16+
endif()
17+
18+
if(CONFIG_DT_HAS_NXP_ENET_MAC_ENABLED AND CONFIG_XTAL32K)
19+
message(FATAL_ERROR
20+
"Ethernet and external 32K clock source are "
21+
"mutually exclusive on FRDM_RW612 due to shared PCB nets "
22+
"between the ethernet PHY and the external oscillator")
23+
endif()
24+
endif()

‎boards/u-blox/ubx_evk_iris_w1/Kconfig.defconfig

Lines changed: 15 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,15 @@
1+
# SPDX-License-Identifier: Apache-2.0
2+
# Copyright 2022-2025 NXP
3+
# Copyright (c) 2025 u-blox AG
4+
#
5+
6+
if BOARD_UBX_EVK_IRIS_W1
7+
8+
if COUNTER_MCUX_LPC_RTC_1HZ
9+
10+
config XTAL32K
11+
default y
12+
13+
endif # COUNTER_MCUX_LPC_RTC_1HZ
14+
15+
endif # BOARD_UBX_EVK_IRIS_W1

‎boards/u-blox/ubx_evk_iris_w1/Kconfig.ubx_evk_iris_w1

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,6 @@
1+
# EVK-IRIS-W1 board configuration
2+
# Copyright (c) 2025 u-blox AG
3+
# SPDX-License-Identifier: Apache-2.0
4+
5+
config BOARD_UBX_EVK_IRIS_W1
6+
select SOC_PART_NUMBER_RW612ETA2I

‎boards/u-blox/ubx_evk_iris_w1/board.cmake

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,9 @@
1+
# Copyright 2022-2023 NXP
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
board_runner_args(jlink "--device=RW612" "--reset-after-load")
5+
6+
board_runner_args(linkserver "--device=RW612:RDRW612")
7+
8+
include(${ZEPHYR_BASE}/boards/common/jlink.board.cmake)
9+
include(${ZEPHYR_BASE}/boards/common/linkserver.board.cmake)

‎boards/u-blox/ubx_evk_iris_w1/board.yml

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,12 @@
1+
board:
2+
name: ubx_evk_iris_w1
3+
full_name: EVK-IRIS-W106-RW612
4+
vendor: u-blox
5+
revision:
6+
format: custom
7+
default: fidelex
8+
revisions:
9+
- name: "macronix"
10+
- name: "fidelex"
11+
socs:
12+
- name: rw612

‎boards/u-blox/ubx_evk_iris_w1/doc/index.rst

Lines changed: 132 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,132 @@
1+
.. zephyr:board:: ubx_evk_iris_w1
2+
3+
Overview
4+
********
5+
6+
The EVK-IRIS-W10x evaluation kit enables stand-alone use of the IRIS-W10 series module. This guide
7+
provides details about the hardware functionality of the EVK-IRIS-W10 board and includes setup
8+
instructions for starting development.
9+
10+
All pins and interfaces supported on IRIS-W10 series modules are easily accessible from the
11+
evaluation board. Simple USB connections serve as the physical interfaces for power, programming
12+
COM ports, debugging, and USB peripheral connectors. Additionally, the board features other
13+
interfaces like Ethernet RJ45 and an SDIO header. The EVK-IRIS-W10 board is equipped with a Reset
14+
button, Boot button, and two user-configurable buttons. Current sense resistors are incorporated for
15+
accurate current measurement within the module.
16+
17+
For flexible use, GPIO signals are accessible through headers and are complemented by four
18+
mikroBUS™ standard slots for convenient utilization of Click boards™. Each Click board can be
19+
seamlessly plugged into an available mikroBUS™ slot to facilitate effortless hardware expansion with
20+
a variety of standardized compact add-on boards. Click boards are designed to accommodate a
21+
diverse range of electronic modules, including sensors, transceivers, displays, encoders, motor
22+
drivers, connection ports, and more. For further information about the Click boards, visit the MIKROE
23+
website.
24+
25+
Hardware
26+
********
27+
28+
- 260 MHz ARM Cortex-M33, tri-radio cores for Wi-Fi 6 + BLE 5.3 + 802.15.4
29+
- 1.2 MB on-chip SRAM
30+
- EVK-IRIS-W101 evaluation board with IRIS-W101 module. Dual-band PCB antenna for WLAN
31+
with 100 mm coaxial cable and U.FL connector
32+
- EVK-IRIS-W106 evaluation board with IRIS-W106 module. Dual-band integrated PCB trace
33+
antenna (external antenna not supplied)
34+
35+
36+
Flash Memory Configuration
37+
==========================
38+
39+
The IRIS-W1 board uses different flash vendors depending on revision:
40+
41+
- ``@macronix``: Module build up to 2023 week 45
42+
- ``@fidelex``: Module build 2023 week 46 (2346) onward
43+
44+
To build for a specific flash version:
45+
46+
.. code-block:: bash
47+
48+
west build -b ubx_evk_iris_w1@macronix
49+
west build -b ubx_evk_iris_w1@fidelex
50+
51+
Supported Features
52+
==================
53+
54+
.. zephyr:board-supported-hw::
55+
56+
Basic functionality like UART (default on FC3), GPIOs (I²C, SPI), and the on-board RGB LEDs is supported.
57+
58+
Programming and Debugging
59+
*************************
60+
61+
.. zephyr:board-supported-runners::
62+
63+
64+
Configuring a Debug Probe
65+
=========================
66+
67+
A debug probe is used for both flashing and debugging the board. This board is
68+
configured by default to use the J-Link firmware.
69+
70+
Configuring a Console
71+
=====================
72+
73+
Connect a USB cable from your PC to USB3, and use the serial terminal of your choice
74+
(minicom, PuTTY, etc.) with the following settings:
75+
76+
- Speed: 115200
77+
- Data: 8 bits
78+
- Parity: None
79+
- Stop bits: 1
80+
81+
Flashing
82+
========
83+
84+
Here is an example for the ``hello_world`` application.
85+
86+
Open a serial terminal, reset the board (press the RESET button), and you should
87+
see the following message in the terminal:
88+
89+
.. code-block:: console
90+
91+
**** Booting Zephyr OS build v4.1.0-2794-g6463c68bc394 ****
92+
Hello World ! ubx_evk_iris_w1/rw612
93+
94+
Wireless Connectivity Support
95+
*****************************
96+
97+
Fetch Binary Blobs
98+
==================
99+
100+
To support Bluetooth or Wi-Fi, ``ubx_evk_iris_w1`` requires fetching binary blobs. This can be
101+
achieved by running the following command:
102+
103+
.. code-block:: console
104+
105+
west blobs fetch hal_nxp
106+
107+
Bluetooth
108+
=========
109+
110+
BLE functionality requires fetching binary blobs, so make sure to follow
111+
the "Fetch Binary Blobs" section first.
112+
113+
The required binary blob
114+
``<zephyr workspace>/modules/hal/nxp/zephyr/blobs/rw61x_sb_ble_a2.bin`` will be linked
115+
with the application image directly, forming a single monolithic image.
116+
117+
Wi-Fi
118+
=====
119+
120+
Wi-Fi functionality also requires fetching binary blobs, so make sure to follow
121+
the "Fetch Binary Blobs" section first.
122+
123+
The required binary blob
124+
``<zephyr workspace>/modules/hal/nxp/zephyr/blobs/rw61x_sb_wifi_a2.bin`` will be linked
125+
with the application image directly, forming a single monolithic image.
126+
127+
Resources
128+
*********
129+
130+
- `EVK-IRIS-W1 Website <https://www.u-blox.com/en/product/evk-iris-w1>`_
131+
- `EVK-IRIS-W1 GitHub <https://github.com/u-blox/u-blox-sho-OpenCPU/tree/master/MCUXpresso/IRIS-W1>`_
132+
- `EVK-IRIS-W1 User Guide <https://content.u-blox.com/sites/default/files/documents/EVK-IRIS-W1_UserGuide_UBX-23007837.pdf>`_

‎boards/u-blox/ubx_evk_iris_w1/doc/ubx_evk_iris_w1.webp

69.2 KB
Binary file not shown.

‎boards/u-blox/ubx_evk_iris_w1/fidelex_flash_config.c

Lines changed: 84 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,84 @@
1+
/*
2+
* Copyright (c) 2021-2024 NXP
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include <flash_config.h>
8+
9+
__attribute__((section(".flash_conf"), used))
10+
const fc_flexspi_nor_config_t flexspi_config = {
11+
.memConfig = {
12+
.tag = FC_BLOCK_TAG,
13+
.version = FC_BLOCK_VERSION,
14+
.readSampleClkSrc = 1,
15+
.csHoldTime = 3,
16+
.csSetupTime = 3,
17+
.deviceModeCfgEnable = 1,
18+
.deviceModeSeq = { .seqNum = 1, .seqId = 2 },
19+
.deviceModeArg = 0x0200,
20+
.configCmdEnable = 0,
21+
.deviceType = 0x1,
22+
.sflashPadType = kSerialFlash_4Pads,
23+
.serialClkFreq = 7,
24+
.sflashA1Size = 0x1000000U,
25+
.sflashA2Size = 0,
26+
.sflashB1Size = 0,
27+
.sflashB2Size = 0,
28+
.lookupTable = {
29+
/* Read */
30+
[0] = FC_FLEXSPI_LUT_SEQ(
31+
FC_CMD_SDR, FC_FLEXSPI_1PAD, 0xEB,
32+
FC_RADDR_SDR, FC_FLEXSPI_4PAD, 0x18),
33+
[1] = FC_FLEXSPI_LUT_SEQ(
34+
FC_MODE8_SDR, FC_FLEXSPI_4PAD, 0x00,
35+
FC_DUMMY_SDR, FC_FLEXSPI_4PAD, 0x04),
36+
[2] = FC_FLEXSPI_LUT_SEQ(
37+
FC_READ_SDR, FC_FLEXSPI_4PAD, 0x04,
38+
FC_STOP_EXE, FC_FLEXSPI_1PAD, 0x00),
39+
40+
/* Read Status */
41+
[4 * 1 + 0] = FC_FLEXSPI_LUT_SEQ(
42+
FC_CMD_SDR, FC_FLEXSPI_1PAD, 0x05,
43+
FC_READ_SDR, FC_FLEXSPI_1PAD, 0x04),
44+
45+
/* Write Status */
46+
[4 * 2 + 0] = FC_FLEXSPI_LUT_SEQ(
47+
FC_CMD_SDR, FC_FLEXSPI_1PAD, 0x01,
48+
FC_WRITE_SDR, FC_FLEXSPI_1PAD, 0x02),
49+
50+
/* Write Enable */
51+
[4 * 3 + 0] = FC_FLEXSPI_LUT_SEQ(
52+
FC_CMD_SDR, FC_FLEXSPI_1PAD, 0x06,
53+
FC_STOP_EXE, FC_FLEXSPI_1PAD, 0x00),
54+
55+
/* Sector erase */
56+
[4 * 5 + 0] = FC_FLEXSPI_LUT_SEQ(
57+
FC_CMD_SDR, FC_FLEXSPI_1PAD, 0x20,
58+
FC_RADDR_SDR, FC_FLEXSPI_1PAD, 0x18),
59+
60+
/* Block erase */
61+
[4 * 8 + 0] = FC_FLEXSPI_LUT_SEQ(
62+
FC_CMD_SDR, FC_FLEXSPI_1PAD, 0x52,
63+
FC_RADDR_SDR, FC_FLEXSPI_1PAD, 0x18),
64+
65+
/* Page program */
66+
[4 * 9 + 0] = FC_FLEXSPI_LUT_SEQ(
67+
FC_CMD_SDR, FC_FLEXSPI_1PAD, 0x02,
68+
FC_RADDR_SDR, FC_FLEXSPI_1PAD, 0x18),
69+
[4 * 9 + 1] = FC_FLEXSPI_LUT_SEQ(
70+
FC_WRITE_SDR, FC_FLEXSPI_1PAD, 0x00,
71+
FC_STOP_EXE, FC_FLEXSPI_1PAD, 0x00),
72+
73+
/* Chip erase */
74+
[4 * 11 + 0] = FC_FLEXSPI_LUT_SEQ(
75+
FC_CMD_SDR, FC_FLEXSPI_1PAD, 0x60,
76+
FC_STOP_EXE, FC_FLEXSPI_1PAD, 0x00),
77+
},
78+
},
79+
.pageSize = 0x100,
80+
.sectorSize = 0x1000,
81+
.ipcmdSerialClkFreq = 0,
82+
.blockSize = 0x8000,
83+
.fcb_fill[0] = 0xFFFFFFFFU,
84+
};

0 commit comments

Comments
 (0)