Skip to content

Commit cff21ea

Browse files
tiennguyenzgkartben
tiennguyenzg
authored and
kartben
committed
dts: arm: renesas: Add support for Renesas RZ/V2H R8 core
Add devicetree to support for Renesas RZ/V2H R8 core Signed-off-by: Tien Nguyen <tien.nguyen.zg@renesas.com>
1 parent 9688b75 commit cff21ea

File tree

1 file changed

+388
-0
lines changed

1 file changed

+388
-0
lines changed

‎dts/arm/renesas/rz/rzv/r9a09g057_cr8.dtsi

Lines changed: 388 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,388 @@
1+
/*
2+
* Copyright (c) 2025 Renesas Electronics Corporation
3+
* SPDX-License-Identifier: Apache-2.0
4+
*/
5+
6+
#include <zephyr/dt-bindings/interrupt-controller/arm-gic.h>
7+
#include <arm/armv7-r.dtsi>
8+
#include <mem.h>
9+
#include <freq.h>
10+
11+
/ {
12+
#address-cells = <1>;
13+
#size-cells = <1>;
14+
15+
cpus {
16+
#address-cells = <1>;
17+
#size-cells = <0>;
18+
19+
cpu@0 {
20+
device_type = "cpu";
21+
compatible = "arm,cortex-r8";
22+
reg = <0>;
23+
clock-frequency = <DT_FREQ_M(800)>;
24+
#address-cells = <1>;
25+
#size-cells = <1>;
26+
};
27+
};
28+
29+
soc {
30+
#address-cells = <1>;
31+
#size-cells = <1>;
32+
compatible = "simple-bus";
33+
ranges;
34+
interrupt-parent = <&gic>;
35+
36+
arch_timer: timer@12c10200 {
37+
compatible = "arm,armv8-timer";
38+
status = "okay";
39+
interrupt-names = "irq_0", "irq_1", "irq_2", "irq_3";
40+
interrupts = <GIC_PPI 13 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
41+
<GIC_PPI 14 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
42+
<GIC_PPI 11 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
43+
<GIC_PPI 10 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>;
44+
reg = <0x12c10200 0x1C>;
45+
label = "arch_timer";
46+
};
47+
48+
gic: interrupt-controller@12c11000 {
49+
compatible = "arm,gic-v1", "arm,gic";
50+
reg = <0x12c11000 0x1000>, <0x12c10100 0x100>;
51+
interrupt-controller;
52+
#interrupt-cells = <4>;
53+
status = "okay";
54+
};
55+
56+
pinctrl: pin-controller@10410000 {
57+
compatible = "renesas,rzv-pinctrl";
58+
reg = <0x10410000 DT_SIZE_K(64)>;
59+
reg-names = "pinctrl";
60+
61+
gpio: gpio-common {
62+
compatible = "renesas,rz-gpio-int";
63+
interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
64+
<GIC_SPI 354 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
65+
<GIC_SPI 355 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
66+
<GIC_SPI 356 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
67+
<GIC_SPI 357 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
68+
<GIC_SPI 358 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
69+
<GIC_SPI 359 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
70+
<GIC_SPI 360 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
71+
<GIC_SPI 361 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
72+
<GIC_SPI 362 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
73+
<GIC_SPI 363 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
74+
<GIC_SPI 364 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
75+
<GIC_SPI 365 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
76+
<GIC_SPI 366 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
77+
<GIC_SPI 367 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
78+
<GIC_SPI 368 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
79+
<GIC_SPI 369 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
80+
<GIC_SPI 370 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
81+
<GIC_SPI 371 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
82+
<GIC_SPI 372 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
83+
<GIC_SPI 373 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
84+
<GIC_SPI 374 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
85+
<GIC_SPI 375 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
86+
<GIC_SPI 376 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
87+
<GIC_SPI 377 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
88+
<GIC_SPI 378 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
89+
<GIC_SPI 379 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
90+
<GIC_SPI 380 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
91+
<GIC_SPI 381 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
92+
<GIC_SPI 382 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
93+
<GIC_SPI 383 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
94+
<GIC_SPI 384 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
95+
#address-cells = <1>;
96+
#size-cells = <0>;
97+
status = "disabled";
98+
99+
gpio0: gpio@0 {
100+
compatible = "renesas,rz-gpio";
101+
gpio-controller;
102+
#gpio-cells = <2>;
103+
ngpios = <8>;
104+
reg = <0x0>;
105+
status = "disabled";
106+
};
107+
108+
gpio1: gpio@100 {
109+
compatible = "renesas,rz-gpio";
110+
gpio-controller;
111+
#gpio-cells = <2>;
112+
ngpios = <6>;
113+
reg = <0x100>;
114+
status = "disabled";
115+
};
116+
117+
gpio2: gpio@200 {
118+
compatible = "renesas,rz-gpio";
119+
gpio-controller;
120+
#gpio-cells = <2>;
121+
ngpios = <2>;
122+
reg = <0x200>;
123+
status = "disabled";
124+
};
125+
126+
gpio3: gpio@300 {
127+
compatible = "renesas,rz-gpio";
128+
gpio-controller;
129+
#gpio-cells = <2>;
130+
ngpios = <8>;
131+
reg = <0x300>;
132+
status = "disabled";
133+
};
134+
135+
gpio4: gpio@400 {
136+
compatible = "renesas,rz-gpio";
137+
gpio-controller;
138+
#gpio-cells = <2>;
139+
ngpios = <8>;
140+
reg = <0x400>;
141+
status = "disabled";
142+
};
143+
144+
gpio5: gpio@500 {
145+
compatible = "renesas,rz-gpio";
146+
gpio-controller;
147+
#gpio-cells = <2>;
148+
ngpios = <8>;
149+
reg = <0x500>;
150+
status = "disabled";
151+
};
152+
153+
gpio6: gpio@600 {
154+
compatible = "renesas,rz-gpio";
155+
gpio-controller;
156+
#gpio-cells = <2>;
157+
ngpios = <8>;
158+
reg = <0x600>;
159+
status = "disabled";
160+
};
161+
162+
gpio7: gpio@700 {
163+
compatible = "renesas,rz-gpio";
164+
gpio-controller;
165+
#gpio-cells = <2>;
166+
ngpios = <8>;
167+
reg = <0x700>;
168+
status = "disabled";
169+
};
170+
171+
gpio8: gpio@800 {
172+
compatible = "renesas,rz-gpio";
173+
gpio-controller;
174+
#gpio-cells = <2>;
175+
ngpios = <8>;
176+
reg = <0x800>;
177+
status = "disabled";
178+
};
179+
180+
gpio9: gpio@900 {
181+
compatible = "renesas,rz-gpio";
182+
gpio-controller;
183+
#gpio-cells = <2>;
184+
ngpios = <8>;
185+
reg = <0x900>;
186+
status = "disabled";
187+
};
188+
189+
gpio10: gpio@a00 {
190+
compatible = "renesas,rz-gpio";
191+
gpio-controller;
192+
#gpio-cells = <2>;
193+
ngpios = <8>;
194+
reg = <0xa00>;
195+
status = "disabled";
196+
};
197+
198+
gpio11: gpio@b00 {
199+
compatible = "renesas,rz-gpio";
200+
gpio-controller;
201+
#gpio-cells = <2>;
202+
ngpios = <6>;
203+
reg = <0xb00>;
204+
status = "disabled";
205+
};
206+
};
207+
};
208+
209+
sci0: sci0@12800c00 {
210+
compatible = "renesas,rz-sci-b";
211+
reg = <0x12800c00 0x400>;
212+
channel = <0>;
213+
interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
214+
<GIC_SPI 115 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
215+
<GIC_SPI 116 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
216+
<GIC_SPI 117 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
217+
interrupt-names = "eri", "rxi", "txi", "tei";
218+
status = "disabled";
219+
220+
uart {
221+
compatible = "renesas,rz-sci-b-uart";
222+
current-speed = <115200>;
223+
status = "disabled";
224+
};
225+
};
226+
227+
sci1: sci1@12801000 {
228+
compatible = "renesas,rz-sci-b";
229+
reg = <0x12801000 0x400>;
230+
channel = <1>;
231+
interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
232+
<GIC_SPI 121 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
233+
<GIC_SPI 122 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
234+
<GIC_SPI 123 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
235+
interrupt-names = "eri", "rxi", "txi", "tei";
236+
status = "disabled";
237+
238+
uart {
239+
compatible = "renesas,rz-sci-b-uart";
240+
current-speed = <115200>;
241+
status = "disabled";
242+
};
243+
};
244+
245+
sci2: sci2@12801400 {
246+
compatible = "renesas,rz-sci-b";
247+
reg = <0x12801400 0x400>;
248+
channel = <2>;
249+
interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
250+
<GIC_SPI 127 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
251+
<GIC_SPI 128 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
252+
<GIC_SPI 129 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
253+
interrupt-names = "eri", "rxi", "txi", "tei";
254+
status = "disabled";
255+
256+
uart {
257+
compatible = "renesas,rz-sci-b-uart";
258+
current-speed = <115200>;
259+
status = "disabled";
260+
};
261+
};
262+
263+
sci3: sci3@12801800 {
264+
compatible = "renesas,rz-sci-b";
265+
reg = <0x12801800 0x400>;
266+
channel = <3>;
267+
interrupts = <GIC_SPI 132 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
268+
<GIC_SPI 133 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
269+
<GIC_SPI 134 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
270+
<GIC_SPI 135 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
271+
interrupt-names = "eri", "rxi", "txi", "tei";
272+
status = "disabled";
273+
274+
uart {
275+
compatible = "renesas,rz-sci-b-uart";
276+
current-speed = <115200>;
277+
status = "disabled";
278+
};
279+
};
280+
281+
sci4: sci4@2801c00 {
282+
compatible = "renesas,rz-sci-b";
283+
reg = <0x2801c00 0x400>;
284+
channel = <4>;
285+
interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
286+
<GIC_SPI 139 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
287+
<GIC_SPI 140 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
288+
<GIC_SPI 141 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
289+
interrupt-names = "eri", "rxi", "txi", "tei";
290+
status = "disabled";
291+
292+
uart {
293+
compatible = "renesas,rz-sci-b-uart";
294+
current-speed = <115200>;
295+
status = "disabled";
296+
};
297+
};
298+
299+
sci5: sci5@12802000 {
300+
compatible = "renesas,rz-sci-b";
301+
reg = <0x12802000 0x400>;
302+
channel = <5>;
303+
interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
304+
<GIC_SPI 145 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
305+
<GIC_SPI 146 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
306+
<GIC_SPI 147 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
307+
interrupt-names = "eri", "rxi", "txi", "tei";
308+
status = "disabled";
309+
uart {
310+
compatible = "renesas,rz-sci-b-uart";
311+
current-speed = <115200>;
312+
status = "disabled";
313+
};
314+
};
315+
316+
sci6: sci6@12802400 {
317+
compatible = "renesas,rz-sci-b";
318+
reg = <0x12802400 0x400>;
319+
channel = <6>;
320+
interrupts = <GIC_SPI 150 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
321+
<GIC_SPI 151 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
322+
<GIC_SPI 152 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
323+
<GIC_SPI 153 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
324+
interrupt-names = "eri", "rxi", "txi", "tei";
325+
status = "disabled";
326+
327+
uart {
328+
compatible = "renesas,rz-sci-b-uart";
329+
current-speed = <115200>;
330+
status = "disabled";
331+
};
332+
};
333+
334+
sci7: sci7@12802800 {
335+
compatible = "renesas,rz-sci-b";
336+
reg = <0x12802800 0x400>;
337+
channel = <7>;
338+
interrupts = <GIC_SPI 156 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
339+
<GIC_SPI 157 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
340+
<GIC_SPI 158 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
341+
<GIC_SPI 159 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
342+
interrupt-names = "eri", "rxi", "txi", "tei";
343+
status = "disabled";
344+
345+
uart {
346+
compatible = "renesas,rz-sci-b-uart";
347+
current-speed = <115200>;
348+
status = "disabled";
349+
};
350+
};
351+
352+
sci8: sci8@12802c00 {
353+
compatible = "renesas,rz-sci-b";
354+
reg = <0x12802c00 0x400>;
355+
channel = <8>;
356+
interrupts = <GIC_SPI 162 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
357+
<GIC_SPI 163 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
358+
<GIC_SPI 164 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
359+
<GIC_SPI 165 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
360+
interrupt-names = "eri", "rxi", "txi", "tei";
361+
status = "disabled";
362+
363+
uart {
364+
compatible = "renesas,rz-sci-b-uart";
365+
current-speed = <115200>;
366+
status = "disabled";
367+
};
368+
};
369+
370+
sci9: sci9@12803000 {
371+
compatible = "renesas,rz-sci-b";
372+
reg = <0x12803000 0x400>;
373+
channel = <9>;
374+
interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
375+
<GIC_SPI 169 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
376+
<GIC_SPI 170 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
377+
<GIC_SPI 171 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
378+
interrupt-names = "eri", "rxi", "txi", "tei";
379+
status = "disabled";
380+
381+
uart {
382+
compatible = "renesas,rz-sci-b-uart";
383+
current-speed = <115200>;
384+
status = "disabled";
385+
};
386+
};
387+
};
388+
};

0 commit comments

Comments
 (0)