Skip to content

Commit a163f9d

Browse files
ndrs-pstdkalowsk
authored andcommitted
kconfig: fix typo in (arch, boards, kernel, modules, samples, share)
Utilize a code spell-checking tool to scan for and correct spelling errors in `Kconfig` files within the `arch`, `boards`, `kernel`, `modules`, `samples`, and `share` directory. Additionally, incorporates a fix recommended by the reviewer. Signed-off-by: Pisit Sawangvonganan <pisit@ndrsolution.com>
1 parent b8a8173 commit a163f9d

File tree

16 files changed

+27
-27
lines changed

16 files changed

+27
-27
lines changed

Kconfig.zephyr

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -507,7 +507,7 @@ config SIZE_OPTIMIZATIONS
507507
config SIZE_OPTIMIZATIONS_AGGRESSIVE
508508
bool "Aggressively optimize for size"
509509
help
510-
Compiler optimizations wil be set to -Oz independently of other
510+
Compiler optimizations will be set to -Oz independently of other
511511
options.
512512

513513
config SPEED_OPTIMIZATIONS

arch/arc/Kconfig

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -258,10 +258,10 @@ config ARC_CURRENT_THREAD_USE_NO_TLS
258258
select CURRENT_THREAD_USE_NO_TLS
259259
default y if (RGF_NUM_BANKS > 1) || ("$(ZEPHYR_TOOLCHAIN_VARIANT)" = "arcmwdt")
260260
help
261-
Disable current Thread Local Storage for ARC. For cores with more then one
262-
RGF_NUM_BANKS the parameter is disabled by-default because banks syncronization
261+
Disable current Thread Local Storage for ARC. For cores with more than one
262+
RGF_NUM_BANKS the parameter is disabled by-default because banks synchronization
263263
requires significant time, and it slows down performance.
264-
ARCMWDT works with tls pointer in different way then GCC. Optimized access to
264+
ARCMWDT works with TLS pointer in different way then GCC. Optimized access to
265265
TLS pointer via the _current symbol does not provide significant advantages
266266
in case of MetaWare.
267267

@@ -274,7 +274,7 @@ config GEN_IRQ_START_VECTOR
274274
config HARVARD
275275
bool "Harvard Architecture"
276276
help
277-
The ARC CPU can be configured to have two busses;
277+
The ARC CPU can be configured to have two buses;
278278
one for instruction fetching and another that serves as a data bus.
279279

280280
config CODE_DENSITY

arch/arc/core/dsp/Kconfig

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -39,7 +39,7 @@ config ARC_XY_ENABLE
3939
bool "ARC address generation unit registers"
4040
help
4141
Processors with XY memory and AGU registers can configure this
42-
option to accelerate DSP instrctions.
42+
option to accelerate DSP instructions.
4343

4444
config ARC_AGU_SHARING
4545
bool "ARC address generation unit register sharing"

arch/arm/Kconfig

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -49,7 +49,7 @@ config ROMSTART_RELOCATION_ROM
4949

5050
Most SOCs include an alias for the boot-vector at address 0x00000000
5151
so a default which might be supported by the corresponding Linux rproc driver.
52-
If it is not, additionnal options allows to specify the addresses.
52+
If it is not, additional options allow to specify the addresses.
5353

5454
In general this option should be chosen if the zephyr,flash chosen node
5555
is not placed into the boot-vector memory area.

arch/riscv/Kconfig

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -273,7 +273,7 @@ config RISCV_RESERVED_IRQ_ISR_TABLES_OFFSET
273273
default 0
274274
depends on GEN_ISR_TABLES
275275
help
276-
On some RISCV platform the first interrupt vectors are primarly
276+
On some RISCV platform the first interrupt vectors are primarily
277277
intended for inter-hart interrupt signaling and so retained for that
278278
purpose and not available. When this option is set, all the IRQ
279279
vectors are shifted by this offset value when installed into the

arch/xtensa/Kconfig

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -205,7 +205,7 @@ config XTENSA_MMU_NUM_L1_TABLES
205205
default 1 if !USERSPACE
206206
default 4
207207
help
208-
This option specifies the maximum number of traslation tables.
208+
This option specifies the maximum number of translation tables.
209209
Translation tables are directly related to the number of
210210
memory domains in the target, considering the kernel itself requires one.
211211

boards/qemu/cortex_m3/Kconfig.defconfig

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -13,7 +13,7 @@ choice NULL_POINTER_EXCEPTION_DETECTION
1313
endchoice
1414

1515
# BT relies on PSA Crypto API to perform crypto operations and, on this platform,
16-
# these APIs are provided thougth Mbed TLS. Unfortunately this platform is not
16+
# these APIs are provided through Mbed TLS. Unfortunately, this platform is not
1717
# provided with a true random number generator which is required to properly
1818
# initialize the PSA Crypto core, so we need to enable the fake TEST_RANDOM_GENERATOR.
1919
config TEST_RANDOM_GENERATOR

boards/telink/tlsr9518adk80d/Kconfig.defconfig

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -12,7 +12,7 @@ DT_CHOSEN_Z_CODE_PARTITION := zephyr,code-partition
1212
config FLASH_LOAD_OFFSET
1313
default $(dt_chosen_reg_addr_hex,$(DT_CHOSEN_Z_CODE_PARTITION)) if USE_DT_CODE_PARTITION
1414

15-
# Buffer for image writter shall be less(multiple of access alignment) or
15+
# Buffer for image written shall be less(multiple of access alignment) or
1616
# equal to flash page. tlsr9518adk80d boards use external P25Q16 IC as
1717
# flesh memory. Flash page size of the IC is 256 bytes. So that, it is
1818
# maximum image writer buffer size for such kind of boards.

kernel/Kconfig

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -943,7 +943,7 @@ config STACK_CANARIES_STRONG
943943
select REQUIRES_STACK_CANARIES
944944
help
945945
This option enables compiler stack canaries in functions that call alloca,
946-
functions that have local array definitiion or have references to local
946+
functions that have local array definition or have references to local
947947
frame addresses.
948948

949949
config STACK_CANARIES_ALL

modules/Kconfig.mcuboot

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -208,7 +208,7 @@ config MCUBOOT_BOOTLOADER_MODE_RAM_LOAD
208208
will select the image with the higher version number, copy it to RAM and begin execution
209209
from there. The image must be linked to execute from RAM, the address that it is copied
210210
to is specified using the load-addr argument when running imgtool.
211-
This option automatically selectes MCUBOOT_BOOTLOADER_NO_DOWNGRADE as it is not possible
211+
This option automatically selects MCUBOOT_BOOTLOADER_NO_DOWNGRADE as it is not possible
212212
to swap back to older version of the application.
213213

214214
config MCUBOOT_BOOTLOADER_MODE_DIRECT_XIP
@@ -221,7 +221,7 @@ config MCUBOOT_BOOTLOADER_MODE_DIRECT_XIP
221221
select one with higher application image version, which usually
222222
means major.minor.patch triple, unless BOOT_VERSION_CMP_USE_BUILD_NUMBER
223223
is also selected that enables comparison of build number.
224-
This option automatically selectes
224+
This option automatically selects
225225
MCUBOOT_BOOTLOADER_NO_DOWNGRADE as it is not possible
226226
to swap back to older version of application.
227227

0 commit comments

Comments
 (0)