File tree Expand file tree Collapse file tree 21 files changed +79
-75
lines changed
include/zephyr/drivers/clock_control Expand file tree Collapse file tree 21 files changed +79
-75
lines changed Original file line number Diff line number Diff line change 9
9
10
10
#include <zephyr/drivers/clock_control.h>
11
11
12
- #if defined(CONFIG_SOC_SERIES_EFR32MG21 )
12
+ #if defined(CONFIG_SOC_SILABS_XG21 )
13
13
#include <zephyr/dt-bindings/clock/silabs/xg21-clock.h>
14
- #elif defined(CONFIG_SOC_SERIES_EFR32BG22 )
14
+ #elif defined(CONFIG_SOC_SILABS_XG22 )
15
15
#include <zephyr/dt-bindings/clock/silabs/xg22-clock.h>
16
- #elif defined(CONFIG_SOC_SERIES_EFR32ZG23 )
16
+ #elif defined(CONFIG_SOC_SILABS_XG23 )
17
17
#include <zephyr/dt-bindings/clock/silabs/xg23-clock.h>
18
- #elif defined(CONFIG_SOC_SERIES_XG24 )
18
+ #elif defined(CONFIG_SOC_SILABS_XG24 )
19
19
#include <zephyr/dt-bindings/clock/silabs/xg24-clock.h>
20
- #elif defined(CONFIG_SOC_SERIES_EFR32BG27 )
20
+ #elif defined(CONFIG_SOC_SILABS_XG27 )
21
21
#include <zephyr/dt-bindings/clock/silabs/xg27-clock.h>
22
- #elif defined(CONFIG_SOC_SERIES_EFR32BG29 ) || defined( CONFIG_SOC_SERIES_EFR32MG29 )
22
+ #elif defined(CONFIG_SOC_SILABS_XG29 )
23
23
#include <zephyr/dt-bindings/clock/silabs/xg29-clock.h>
24
24
#endif
25
25
Original file line number Diff line number Diff line change @@ -8,6 +8,7 @@ config SOC_FAMILY_SILABS_S2
8
8
select BUILD_OUTPUT_HEX
9
9
select SOC_PREP_HOOK
10
10
select SOC_EARLY_INIT_HOOK
11
+ select HAS_SILABS_SISDK
11
12
12
13
rsource "*/Kconfig"
13
14
Original file line number Diff line number Diff line change 1
1
# Copyright (c) 2020 TriaGnoSys GmbH
2
2
# SPDX-License-Identifier: Apache-2.0
3
3
4
- config SOC_SERIES_EFR32MG21
4
+ config SOC_SILABS_XG21
5
5
select ARM
6
6
select CPU_CORTEX_M33
7
7
select CPU_CORTEX_M_HAS_DWT
@@ -10,12 +10,13 @@ config SOC_SERIES_EFR32MG21
10
10
select CPU_HAS_FPU
11
11
select CPU_HAS_ARM_MPU
12
12
select CPU_HAS_ARM_SAU
13
- select SOC_GECKO_HAS_RADIO
14
- select HAS_SILABS_SISDK
15
13
select HAS_SWO
16
14
select SOC_GECKO_CMU
17
15
select SOC_GECKO_EMU
18
16
select SOC_GECKO_GPIO
19
17
select SOC_GECKO_DEV_INIT
20
18
select SOC_GECKO_SE
21
19
select HAS_PM
20
+
21
+ config SOC_SERIES_EFR32MG21
22
+ select SOC_GECKO_HAS_RADIO
Original file line number Diff line number Diff line change 1
1
# Copyright (c) 2020 TriaGnoSys GmbH
2
2
# SPDX-License-Identifier: Apache-2.0
3
3
4
- if SOC_SERIES_EFR32MG21
4
+ if SOC_SILABS_XG21
5
5
6
6
config NUM_IRQS
7
7
# must be >= the highest interrupt number used
Original file line number Diff line number Diff line change 1
1
# Copyright (c) 2020 TriaGnoSys GmbH
2
2
# SPDX-License-Identifier: Apache-2.0
3
3
4
- config SOC_SERIES_EFR32MG21
4
+ config SOC_SILABS_XG21
5
5
bool
6
6
select SOC_FAMILY_SILABS_S2
7
+ help
8
+ Silicon Labs XG21 Generic Family SoC and modules
9
+
10
+ config SOC_SERIES_EFR32MG21
11
+ bool
12
+ select SOC_SILABS_XG21
7
13
help
8
14
Silicon Labs EFR32MG21 (Mighty Gecko) Series MCU
9
15
File renamed without changes.
Original file line number Diff line number Diff line change 1
1
# Copyright (c) 2021 Sateesh Kotapati
2
2
# SPDX-License-Identifier: Apache-2.0
3
3
4
- config SOC_SERIES_EFR32BG22
4
+ config SOC_SILABS_XG22
5
5
select ARM
6
6
select ARMV8_M_DSP
7
7
select ARM_TRUSTZONE_M
8
8
select CPU_CORTEX_M33
9
9
select CPU_HAS_ARM_MPU
10
10
select CPU_HAS_ARM_SAU
11
11
select CPU_HAS_FPU
12
- select HAS_SILABS_SISDK
13
12
select HAS_SWO
14
- select SOC_GECKO_HAS_RADIO
15
13
select SOC_GECKO_GPIO
16
14
select SOC_GECKO_CMU
17
15
select SOC_GECKO_CORE
18
16
select SOC_GECKO_DEV_INIT
19
17
select SOC_GECKO_SE
20
18
select HAS_PM
19
+
20
+ config SOC_SERIES_EFR32BG22
21
+ select SOC_GECKO_HAS_RADIO
Original file line number Diff line number Diff line change 1
1
# Copyright (c) 2021 Sateesh Kotapati
2
2
# SPDX-License-Identifier: Apache-2.0
3
3
4
- if SOC_SERIES_EFR32BG22
4
+ if SOC_SILABS_XG22
5
5
6
6
config NUM_IRQS
7
7
# must be >= the highest interrupt number used
Original file line number Diff line number Diff line change 1
1
# Copyright (c) 2021 Sateesh Kotapati
2
2
# SPDX-License-Identifier: Apache-2.0
3
3
4
- config SOC_SERIES_EFR32BG22
4
+ config SOC_SILABS_XG22
5
5
bool
6
6
select SOC_FAMILY_SILABS_S2
7
+ help
8
+ Silicon Labs XG22 Series SoC and modules
9
+
10
+ config SOC_SERIES_EFR32BG22
11
+ bool
12
+ select SOC_SILABS_XG22
7
13
help
8
14
Silicon Labs EFR32BG22 (Blue Gecko) Series MCU
9
15
Original file line number Diff line number Diff line change 1
1
# Copyright (c) 2024 Yishai Jaffe
2
2
# SPDX-License-Identifier: Apache-2.0
3
3
4
- config SOC_SERIES_EFR32ZG23
4
+ config SOC_SILABS_XG23
5
5
select ARM
6
6
select ARMV8_M_DSP
7
7
select ARM_TRUSTZONE_M
@@ -11,12 +11,13 @@ config SOC_SERIES_EFR32ZG23
11
11
select CPU_HAS_ARM_SAU
12
12
select CPU_HAS_FPU
13
13
select HAS_PM
14
- select HAS_SILABS_SISDK
15
14
select HAS_SWO
16
15
select SOC_GECKO_CMU
17
16
select SOC_GECKO_CORE
18
17
select SOC_GECKO_DEV_INIT
19
18
select SOC_GECKO_EMU
20
19
select SOC_GECKO_GPIO
21
- select SOC_GECKO_HAS_RADIO
22
20
select SOC_GECKO_SE
21
+
22
+ config SOC_SERIES_EFR32ZG23
23
+ select SOC_GECKO_HAS_RADIO
You can’t perform that action at this time.
0 commit comments