Skip to content

Commit 941a548

Browse files
mah-eiSmartkartben
mah-eiSmart
authored and
kartben
committed
dts: boards: we: add board Ophelia-IV
add new board Ophelia-IV Signed-off-by: Matthias Hauser <matthias.hauser@we-online.de>
1 parent d5b2507 commit 941a548

File tree

107 files changed

+2051
-0
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

107 files changed

+2051
-0
lines changed

‎boards/we/ophelia4ev/Kconfig.defconfig

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,9 @@
1+
# Copyright (c) 2025 Würth Elektronik eiSos GmbH & Co. KG
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
if BOARD_OPHELIA4EV_NRF54L15_CPUAPP
5+
6+
config ROM_START_OFFSET
7+
default 0x800 if BOOTLOADER_MCUBOOT
8+
9+
endif # BOARD_OPHELIA4EV_NRF54L15_CPUAPP

‎boards/we/ophelia4ev/Kconfig.ophelia4ev

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,6 @@
1+
# Copyright (c) 2025 Würth Elektronik eiSos GmbH & Co. KG
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
config BOARD_OPHELIA4EV
5+
select SOC_NRF54L15_CPUAPP if BOARD_OPHELIA4EV_NRF54L15_CPUAPP
6+
select SOC_NRF54L15_CPUFLPR if BOARD_OPHELIA4EV_NRF54L15_CPUFLPR

‎boards/we/ophelia4ev/board.cmake

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,4 @@
1+
# Copyright (c) 2025 Würth Elektronik eiSos GmbH & Co. KG
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
include(${ZEPHYR_BASE}/boards/nordic/nrf54l15dk/board.cmake)

‎boards/we/ophelia4ev/board.yml

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,9 @@
1+
board:
2+
name: ophelia4ev
3+
full_name: Ophelia-IV DK
4+
vendor: we
5+
socs:
6+
- name: nrf54l15
7+
variants:
8+
- name: xip
9+
cpucluster: cpuflpr

‎boards/we/ophelia4ev/doc/img/ophelia4ev.webp

50.9 KB
Binary file not shown.

‎boards/we/ophelia4ev/doc/index.rst

Lines changed: 90 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,90 @@
1+
.. zephyr:board:: ophelia4ev
2+
3+
Overview
4+
********
5+
6+
.. note::
7+
You can find more information about the nRF54L15 SoC on the `nRF54L15 website`_.
8+
For the nRF54L15 technical documentation and other resources (such as
9+
SoC Datasheet), see the `nRF54L15 documentation`_ page.
10+
11+
The OPHELIA-IV EV board is an evaluation board of the Ophelia-IV radio module.
12+
13+
Hardware
14+
********
15+
16+
The Ophelia-IV uses the internal low frequency RC oscillator
17+
and provides the so called smart antenna connection, that allows
18+
to choose between the module's integrated PCB antenna and an external
19+
antenna that can be connected to the available SMA connector.
20+
21+
Supported Features
22+
==================
23+
24+
.. zephyr:board-supported-hw::
25+
26+
Programming and Debugging
27+
*************************
28+
29+
Applications for the ``ophelia4ev/nrf54l15/cpuapp`` board target can be
30+
built, flashed, and debugged in the usual way. See
31+
:ref:`build_an_application` and :ref:`application_run` for more details on
32+
building and running.
33+
34+
Applications for the ``ophelia4ev/nrf54l15/cpuflpr`` board target need
35+
to be built using sysbuild to include the ``vpr_launcher`` image for the application core.
36+
37+
Enter the following command to compile ``hello_world`` for the FLPR core:
38+
39+
.. code-block:: console
40+
41+
west build -p -b ophelia4ev/nrf54l15/cpuflpr --sysbuild
42+
43+
44+
Flashing
45+
========
46+
47+
As an example, this section shows how to build and flash the :zephyr:code-sample:`hello_world`
48+
application.
49+
50+
To build and program the sample to the OPHELIA-IV EV, complete the following steps:
51+
52+
First, connect the OPHELIA-IV EV to you computer using the USB port on the board.
53+
Then connect a segger flasher to the SWD connector available on the board.
54+
Next, build the sample by running the following command:
55+
56+
.. zephyr-app-commands::
57+
:zephyr-app: samples/hello_world
58+
:board: ophelia4ev/nrf54l15/cpuapp
59+
:goals: build flash
60+
61+
.. warning::
62+
63+
When programming the device, you might get an error similar to the following message::
64+
65+
ERROR: The operation attempted is unavailable due to readback protection in
66+
ERROR: your device. Please use --recover to unlock the device.
67+
68+
This error occurs when readback protection is enabled.
69+
To disable the readback protection, you must *recover* your device.
70+
71+
Enter the following command to recover the core::
72+
73+
west flash --recover
74+
75+
The ``--recover`` command erases the flash memory and then writes a small binary into
76+
the recovered flash memory.
77+
This binary prevents the readback protection from enabling itself again after a pin
78+
reset or power cycle.
79+
80+
Follow the instructions in the :ref:`nordic_segger` page to install
81+
and configure all the necessary software. Further information can be
82+
found in :ref:`nordic_segger_flashing`.
83+
84+
References
85+
**********
86+
87+
.. target-notes::
88+
89+
.. _nRF54L15 website: https://www.nordicsemi.com/Products/nRF54L15
90+
.. _nRF54L15 documentation: https://docs.nordicsemi.com/bundle/ncs-latest/page/nrf/app_dev/device_guides/nrf54l/index.html

‎boards/we/ophelia4ev/ophelia4ev_common.dtsi

Lines changed: 112 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,112 @@
1+
/*
2+
* Copyright (c) 2025 Würth Elektronik eiSos GmbH & Co. KG
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include "ophelia4ev_nrf54l15-pinctrl.dtsi"
8+
9+
/ {
10+
leds {
11+
compatible = "gpio-leds";
12+
13+
led0: led_0 {
14+
gpios = <&gpio1 9 GPIO_ACTIVE_HIGH>;
15+
label = "Green LED 0";
16+
};
17+
18+
led1: led_1 {
19+
gpios = <&gpio1 11 GPIO_ACTIVE_HIGH>;
20+
label = "Green LED 1";
21+
};
22+
23+
led2: led_2 {
24+
gpios = <&gpio2 0 GPIO_ACTIVE_HIGH>;
25+
label = "Green LED 2";
26+
};
27+
28+
led3: led_3 {
29+
gpios = <&gpio1 10 GPIO_ACTIVE_HIGH>;
30+
label = "Green LED 3";
31+
};
32+
};
33+
34+
pwmleds {
35+
compatible = "pwm-leds";
36+
37+
/*
38+
* PWM signal can be exposed on GPIO pin only within same domain.
39+
* There is only one domain which contains both PWM and GPIO:
40+
* PWM20/21/22 and GPIO Port P1.
41+
* Only LEDs connected to P1 can work with PWM, for example LED3.
42+
*/
43+
pwm_led3: pwm_led_3 {
44+
pwms = <&pwm20 0 PWM_MSEC(20) PWM_POLARITY_NORMAL>;
45+
};
46+
};
47+
48+
buttons {
49+
compatible = "gpio-keys";
50+
51+
button0: button_0 {
52+
gpios = <&gpio2 3 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;
53+
label = "Push button 0";
54+
zephyr,code = <INPUT_KEY_0>;
55+
};
56+
57+
button1: button_1 {
58+
gpios = <&gpio1 12 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;
59+
label = "Push button 1";
60+
zephyr,code = <INPUT_KEY_1>;
61+
};
62+
63+
button2: button_2 {
64+
gpios = <&gpio1 13 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;
65+
label = "Push button 2";
66+
zephyr,code = <INPUT_KEY_2>;
67+
};
68+
69+
button3: button_3 {
70+
gpios = <&gpio1 14 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>;
71+
label = "Push button 3";
72+
zephyr,code = <INPUT_KEY_3>;
73+
};
74+
};
75+
76+
aliases {
77+
led0 = &led0;
78+
led1 = &led1;
79+
led2 = &led2;
80+
led3 = &led3;
81+
pwm-led0 = &pwm_led3;
82+
sw0 = &button0;
83+
sw1 = &button1;
84+
sw2 = &button2;
85+
sw3 = &button3;
86+
watchdog0 = &wdt31;
87+
};
88+
};
89+
90+
&uart20 {
91+
current-speed = <115200>;
92+
pinctrl-0 = <&uart20_default>;
93+
pinctrl-1 = <&uart20_sleep>;
94+
pinctrl-names = "default", "sleep";
95+
};
96+
97+
&uart30 {
98+
current-speed = <115200>;
99+
pinctrl-0 = <&uart30_default>;
100+
pinctrl-1 = <&uart30_sleep>;
101+
pinctrl-names = "default", "sleep";
102+
};
103+
104+
&pwm20 {
105+
status = "okay";
106+
pinctrl-0 = <&pwm20_default>;
107+
pinctrl-1 = <&pwm20_sleep>;
108+
pinctrl-names = "default", "sleep";
109+
};
110+
111+
/* Get a node label for wi-fi spi to use in shield files */
112+
wifi_spi: &spi22 {};

‎boards/we/ophelia4ev/ophelia4ev_nrf54l15-pinctrl.dtsi

Lines changed: 97 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,97 @@
1+
/*
2+
* Copyright (c) 2025 Würth Elektronik eiSos GmbH & Co. KG
3+
* SPDX-License-Identifier: Apache-2.0
4+
*/
5+
6+
&pinctrl {
7+
/omit-if-no-ref/ uart20_default: uart20_default {
8+
group1 {
9+
psels = <NRF_PSEL(UART_TX, 1, 4)>,
10+
<NRF_PSEL(UART_RTS, 1, 6)>;
11+
};
12+
13+
group2 {
14+
psels = <NRF_PSEL(UART_RX, 1, 15)>,
15+
<NRF_PSEL(UART_CTS, 1, 2)>;
16+
bias-pull-up;
17+
};
18+
};
19+
20+
/omit-if-no-ref/ uart20_sleep: uart20_sleep {
21+
group1 {
22+
psels = <NRF_PSEL(UART_TX, 1, 4)>,
23+
<NRF_PSEL(UART_RX, 1, 15)>,
24+
<NRF_PSEL(UART_RTS, 1, 6)>,
25+
<NRF_PSEL(UART_CTS, 1, 2)>;
26+
low-power-enable;
27+
};
28+
};
29+
30+
/omit-if-no-ref/ uart30_default: uart30_default {
31+
group1 {
32+
psels = <NRF_PSEL(UART_TX, 2, 8)>,
33+
<NRF_PSEL(UART_RTS, 2, 10)>;
34+
};
35+
36+
group2 {
37+
psels = <NRF_PSEL(UART_RX, 2, 7)>,
38+
<NRF_PSEL(UART_CTS, 2, 9)>;
39+
bias-pull-up;
40+
};
41+
};
42+
43+
/omit-if-no-ref/ uart30_sleep: uart30_sleep {
44+
group1 {
45+
psels = <NRF_PSEL(UART_TX, 2, 8)>,
46+
<NRF_PSEL(UART_RX, 2, 7)>,
47+
<NRF_PSEL(UART_RTS, 2, 10)>,
48+
<NRF_PSEL(UART_CTS, 2, 9)>;
49+
low-power-enable;
50+
};
51+
};
52+
53+
/omit-if-no-ref/ spi00_default: spi00_default {
54+
group1 {
55+
psels = <NRF_PSEL(SPIM_SCK, 2, 1)>,
56+
<NRF_PSEL(SPIM_MOSI, 2, 2)>,
57+
<NRF_PSEL(SPIM_MISO, 2, 4)>;
58+
};
59+
};
60+
61+
/omit-if-no-ref/ spi00_sleep: spi00_sleep {
62+
group1 {
63+
psels = <NRF_PSEL(SPIM_SCK, 2, 1)>,
64+
<NRF_PSEL(SPIM_MOSI, 2, 2)>,
65+
<NRF_PSEL(SPIM_MISO, 2, 4)>;
66+
low-power-enable;
67+
};
68+
};
69+
70+
/omit-if-no-ref/ pwm20_default: pwm20_default {
71+
group1 {
72+
psels = <NRF_PSEL(PWM_OUT0, 1, 10)>;
73+
};
74+
};
75+
76+
/omit-if-no-ref/ pwm20_sleep: pwm20_sleep {
77+
group1 {
78+
psels = <NRF_PSEL(PWM_OUT0, 1, 10)>;
79+
low-power-enable;
80+
};
81+
};
82+
83+
/omit-if-no-ref/ grtc_default: grtc_default {
84+
group1 {
85+
psels = <NRF_PSEL(GRTC_CLKOUT_FAST, 1, 8)>,
86+
<NRF_PSEL(GRTC_CLKOUT_32K, 0, 4)>;
87+
};
88+
};
89+
90+
/omit-if-no-ref/ grtc_sleep: grtc_sleep {
91+
group1 {
92+
psels = <NRF_PSEL(GRTC_CLKOUT_FAST, 1, 8)>,
93+
<NRF_PSEL(GRTC_CLKOUT_32K, 0, 4)>;
94+
low-power-enable;
95+
};
96+
};
97+
};

0 commit comments

Comments
 (0)