Skip to content

Commit 7ea1bb7

Browse files
WorldofJARcraftkartben
authored andcommitted
soc: cv32a6: Remove erroneous CPU_HAS_FPU configs
In the default configuration, cv32a6 does not have an FPU and does not implement RISC-V's F and D extensions. Hence, the FPU flags should not be added. In the future, a second SoC for cv32a6 systems with FPU can be added. Signed-off-by: Eric Ackermann <eric.ackermann@cispa.de>
1 parent f933185 commit 7ea1bb7

File tree

1 file changed

+0
-2
lines changed

1 file changed

+0
-2
lines changed

soc/openhwgroup/cva6/cv32a6/Kconfig

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -9,8 +9,6 @@ config SOC_CV32A6
99
select RISCV_HAS_PLIC
1010
select USE_SWITCH_SUPPORTED
1111
select USE_SWITCH
12-
select CPU_HAS_FPU
13-
select CPU_HAS_FPU_DOUBLE_PRECISION
1412
select SCHED_IPI_SUPPORTED
1513
select RISCV_ISA_RV32I
1614
select RISCV_ISA_EXT_M

0 commit comments

Comments
 (0)