Skip to content

Commit 7900f8d

Browse files
djiatsaf-stkartben
authored andcommitted
tests: drivers: uart: async_api: update wba55cg clock frequency
With the current configuration, we encounter a user setting error during the test with the log: "Wrong number of bytes received, got: 2, expected: 3." Workaround: Increase the clock frequency to enable faster data transmission and avoid user setting errors. Signed-off-by: Fabrice DJIATSA <fabrice.djiatsa-ext@st.com>
1 parent 28c766b commit 7900f8d

File tree

1 file changed

+5
-0
lines changed

1 file changed

+5
-0
lines changed

tests/drivers/uart/uart_async_api/boards/nucleo_wba55cg.overlay

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -4,6 +4,11 @@
44
* SPDX-License-Identifier: Apache-2.0
55
*/
66

7+
&rcc {
8+
clocks = <&clk_hsi>;
9+
clock-frequency = <DT_FREQ_M(32)>;
10+
};
11+
712
dut: &lpuart1 {
813
dmas = <&gpdma1 0 16 STM32_DMA_PERIPH_TX
914
&gpdma1 1 15 STM32_DMA_PERIPH_RX>;

0 commit comments

Comments
 (0)