Skip to content

Commit 67edf22

Browse files
marcin-wierzbickidkalowsk
marcin-wierzbicki
authored and
dkalowsk
committed
boards: nxp: add support for S32K148 evaluation board
Support for NXP S32K148 evaluation board (s32k148_evb). Adapt samples: adc_dt, adc_sequence. Adapt tests: adc_api, gpio_basic_api, gpio_hogs. Signed-off-by: Marcin Wierzbicki <marcin.wierzbicki@accenture.com>
1 parent 26a43ca commit 67edf22

File tree

20 files changed

+854
-1
lines changed

20 files changed

+854
-1
lines changed

‎boards/nxp/s32k148_evb/Kconfig.defconfig

Lines changed: 20 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,20 @@
1+
# Copyright 2023-2024 NXP
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
if BOARD_S32K148_EVB
5+
6+
if SERIAL
7+
8+
config UART_CONSOLE
9+
default y
10+
11+
endif # SERIAL
12+
13+
if NETWORKING
14+
15+
config NET_L2_ETHERNET
16+
default y if !MODEM
17+
18+
endif # NETWORKING
19+
20+
endif # BOARD_S32K148_EVB

‎boards/nxp/s32k148_evb/Kconfig.s32k148_evb

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,6 @@
1+
# Copyright 2023-2024 NXP
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
config BOARD_S32K148_EVB
5+
select SOC_S32K148
6+
select SOC_PART_NUMBER_FS32K148HAT0MLUT

‎boards/nxp/s32k148_evb/board.cmake

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,12 @@
1+
# Copyright 2023 NXP
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
board_runner_args(jlink
5+
"--device=S32K148"
6+
"--speed=4000"
7+
"--iface=jtag"
8+
"--reset"
9+
"--tool-opt=-jtagconf -1,-1"
10+
)
11+
12+
include(${ZEPHYR_BASE}/boards/common/jlink.board.cmake)

‎boards/nxp/s32k148_evb/board.yml

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,6 @@
1+
board:
2+
name: s32k148_evb
3+
full_name: S32K148EVB-Q176
4+
vendor: nxp
5+
socs:
6+
- name: s32k148

‎boards/nxp/s32k148_evb/doc/img/s32k148_evb.webp

26.1 KB
Binary file not shown.

‎boards/nxp/s32k148_evb/doc/index.rst

Lines changed: 162 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,162 @@
1+
.. zephyr:board:: s32k148_evb
2+
3+
Overview
4+
********
5+
6+
`NXP S32K148-Q176`_ is a low-cost evaluation and development board for general-purpose industrial
7+
and automotive applications.
8+
The S32K148-Q176 is based on the 32-bit Arm Cortex-M4F `NXP S32K148`_ microcontroller.
9+
The onboard OpenSDA serial and debug adapter, running a mass storage device (MSD) bootloader
10+
and a collection of OpenSDA Applications, offers options for serial communication,
11+
flash programming, and run-control debugging.
12+
It is a bridge between a USB host and the embedded target processor.
13+
14+
Hardware
15+
********
16+
17+
- NXP S32K148
18+
19+
- Arm Cortex-M4F @ up to 112 Mhz
20+
- 1.5 MB Flash
21+
- 256 KB SRAM
22+
- up to 127 I/Os
23+
- 3x FlexCAN with FD
24+
- eDMA, 12-bit ADC, MPU, ECC and more.
25+
26+
- Interfaces
27+
28+
- CAN, LIN, UART/SCI
29+
- Ethernet connector compatible with different ethernet daughter cards
30+
- 2 touchpads, potentiometer, user RGB LED and 2 buttons.
31+
32+
More information about the hardware and design resources can be found at
33+
`NXP S32K148-Q176`_ website.
34+
35+
Supported Features
36+
==================
37+
38+
.. zephyr:board-supported-hw::
39+
40+
Connections and IOs
41+
===================
42+
43+
This board has 5 GPIO ports named from ``gpioa`` to ``gpioe``.
44+
45+
Pin control can be further configured from your application overlay by adding
46+
children nodes with the desired pinmux configuration to the singleton node
47+
``pinctrl``. Supported properties are described in
48+
:zephyr_file:`dts/bindings/pinctrl/nxp,port-pinctrl.yaml`.
49+
50+
LEDs
51+
----
52+
53+
The NXP S32K148-Q176 board has one user RGB LED that can be used either as a GPIO
54+
LED or as a PWM LED.
55+
56+
.. table:: RGB LED as GPIO LED
57+
58+
+-----------------+------------------+----------------+-------+
59+
| Devicetree node | Devicetree alias | Label | Pin |
60+
+=================+==================+================+=======+
61+
| led1_red | led0 | LED1_RGB_RED | PTE21 |
62+
+-----------------+------------------+----------------+-------+
63+
| led1_green | led1 | LED1_RGB_GREEN | PTE22 |
64+
+-----------------+------------------+----------------+-------+
65+
| led1_blue | led2 | LED1_RGB_BLUE | PTE23 |
66+
+-----------------+------------------+----------------+-------+
67+
68+
.. table:: RGB LED as PWM LED
69+
70+
+-----------------+--------------------------+--------------------+------------------+
71+
| Devicetree node | Devicetree alias | Label | Pin |
72+
+=================+==========================+====================+==================+
73+
| led1_red_pwm | pwm-led0 / red-pwm-led | LED1_RGB_RED_PWM | PTE21 / FTM4_CH1 |
74+
+-----------------+--------------------------+--------------------+------------------+
75+
| led1_green_pwm | pwm-led1 / green-pwm-led | LED1_RGB_GREEN_PWM | PTE22 / FTM4_CH2 |
76+
+-----------------+--------------------------+--------------------+------------------+
77+
| led1_blue_pwm | pwm-led2 / blue-pwm-led | LED1_RGB_BLUE_PWM | PTE23 / FTM4_CH3 |
78+
+-----------------+--------------------------+--------------------+------------------+
79+
80+
The user can control the LEDs in any way. An output of ``0`` illuminates the LED.
81+
82+
Buttons
83+
-------
84+
85+
The NXP S32K148-Q176 board has two user buttons:
86+
87+
+-----------------+-------+-------+
88+
| Devicetree node | Label | Pin |
89+
+=================+=======+=======+
90+
| sw0 / button_3 | SW3 | PTC12 |
91+
+-----------------+-------+-------+
92+
| sw1 / button_4 | SW4 | PTC13 |
93+
+-----------------+-------+-------+
94+
95+
Serial Console
96+
==============
97+
98+
The serial console is provided via ``lpuart1`` on the OpenSDA adapter.
99+
100+
+------+--------------+
101+
| Pin | Pin Function |
102+
+======+==============+
103+
| PTC7 | LPUART1_TX |
104+
+------+--------------+
105+
| PTC6 | LPUART1_RX |
106+
+------+--------------+
107+
108+
System Clock
109+
============
110+
111+
The Arm Cortex-M4F core is configured to run at 80 MHz (RUN mode).
112+
113+
Programming and Debugging
114+
*************************
115+
116+
.. zephyr:board-supported-runners::
117+
118+
Applications for the ``s32k148_evb`` board can be built in the usual way as
119+
documented in :ref:`build_an_application`.
120+
121+
This board configuration supports `SEGGER J-Link`_ West runner for flashing and
122+
debugging applications. Follow the steps described in :ref:`jlink-debug-host-tools`,
123+
to setup the flash and debug host tools for this runner.
124+
125+
Flashing
126+
========
127+
128+
Run the ``west flash`` command to flash the application using SEGGER J-Link.
129+
130+
Debugging
131+
=========
132+
133+
Run the ``west debug`` command to start a GDB session using SEGGER J-Link.
134+
135+
Configuring a Console
136+
=====================
137+
138+
We will use OpenSDA as a USB-to-serial adapter for the serial console.
139+
140+
Use the following settings with your serial terminal of choice (minicom, putty, etc.):
141+
142+
- Speed: 115200
143+
- Data: 8 bits
144+
- Parity: None
145+
- Stop bits: 1
146+
147+
.. include:: ../../common/board-footer.rst
148+
:start-after: nxp-board-footer
149+
150+
References
151+
**********
152+
153+
.. target-notes::
154+
155+
.. _NXP S32K148-Q176:
156+
https://www.nxp.com/design/design-center/development-boards-and-designs/automotive-development-platforms/s32k-mcu-platforms/s32k148-q176-evaluation-board-for-automotive-general-purpose:S32K148EVB
157+
158+
.. _NXP S32K148:
159+
https://www.nxp.com/products/processors-and-microcontrollers/s32-automotive-platform/s32k-auto-general-purpose-mcus/s32k1-microcontrollers-for-automotive-general-purpose:S32K1
160+
161+
.. _SEGGER J-Link:
162+
https://wiki.segger.com/S32Kxxx

‎boards/nxp/s32k148_evb/s32k148_evb-pinctrl.dtsi

Lines changed: 87 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,87 @@
1+
/*
2+
* Copyright 2023 NXP
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include <nxp/s32/S32K148_LQFP176-pinctrl.h>
8+
9+
&pinctrl {
10+
lpuart0_default: lpuart0_default {
11+
group0 {
12+
pinmux = <LPUART0_RX_PTA2>, <LPUART0_TX_PTA3>;
13+
drive-strength = "low";
14+
};
15+
};
16+
17+
lpuart1_default: lpuart1_default {
18+
group0 {
19+
pinmux = <LPUART1_RX_PTC6>, <LPUART1_TX_PTC7>;
20+
drive-strength = "low";
21+
};
22+
};
23+
24+
lpi2c0_default: lpi2c0_default {
25+
group1 {
26+
pinmux = <LPI2C0_SDAS_PTB10>, <LPI2C0_SCLS_PTB9>;
27+
drive-strength = "low";
28+
};
29+
};
30+
31+
lpspi0_default: lpspi0_default {
32+
group0 {
33+
pinmux = <LPSPI0_SCK_PTB2>,
34+
<LPSPI0_SIN_PTB3>,
35+
<LPSPI0_SOUT_PTB1>,
36+
<LPSPI0_PCS0_PTB0>;
37+
drive-strength = "low";
38+
};
39+
};
40+
41+
ftm4_default: ftm4_default {
42+
group0 {
43+
pinmux = <FTM4_CH1_PTE21>,
44+
<FTM4_CH2_PTE22>,
45+
<FTM4_CH3_PTE23>;
46+
drive-strength = "low";
47+
};
48+
};
49+
50+
flexcan0_default: flexcan0_default {
51+
group0 {
52+
pinmux = <CAN0_RX_PTE4>, <CAN0_TX_PTE5>;
53+
drive-strength = "low";
54+
};
55+
};
56+
57+
pinmux_enet: pinmux_enet {
58+
group1 {
59+
pinmux = <MII_RMII_RX_ER_PTC16>,
60+
<MII_RMII_RXD1_PTC0>,
61+
<MII_RMII_RXD0_PTC1>,
62+
<MII_RMII_RX_DV_PTC17>,
63+
<MII_RMII_TX_EN_PTD12>,
64+
<MII_RMII_TXD0_PTC2>,
65+
<MII_RMII_TXD1_PTD7>,
66+
<MII_RMII_TX_CLK_PTD11>;
67+
drive-strength = "low";
68+
slew-rate = "fast";
69+
};
70+
};
71+
72+
pinmux_enet_mdio: pinmux_enet_mdio {
73+
group0 {
74+
pinmux = <MII_RMII_MDIO_PTB4>;
75+
drive-strength = "low";
76+
drive-open-drain;
77+
bias-pull-up;
78+
slew-rate = "fast";
79+
};
80+
81+
group1 {
82+
pinmux = <MII_RMII_MDC_PTB5>;
83+
drive-strength = "low";
84+
slew-rate = "fast";
85+
};
86+
};
87+
};

0 commit comments

Comments
 (0)