Skip to content

Commit 23bf54f

Browse files
tiennguyenzgkartben
authored andcommitted
boards: renesas: Add support for Renesas RZ/V2H-EVK R8 core
Add support for Renesas RZ/V2H-EVK R8 core Signed-off-by: Tien Nguyen <tien.nguyen.zg@renesas.com>
1 parent cff21ea commit 23bf54f

File tree

6 files changed

+138
-6
lines changed

6 files changed

+138
-6
lines changed

boards/renesas/rzv2h_evk/Kconfig.rzv2h_evk

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -3,3 +3,4 @@
33

44
config BOARD_RZV2H_EVK
55
select SOC_R9A09G057H44GBG_CM33 if BOARD_RZV2H_EVK_R9A09G057H44GBG_CM33
6+
select SOC_R9A09G057H44GBG_CR8 if BOARD_RZV2H_EVK_R9A09G057H44GBG_CR8_0

boards/renesas/rzv2h_evk/board.cmake

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -5,4 +5,8 @@ if(CONFIG_BOARD_RZV2H_EVK_R9A09G057H44GBG_CM33)
55
board_runner_args(jlink "--device=R9A09G057H44_M33_0")
66
endif()
77

8+
if (CONFIG_BOARD_RZV2H_EVK_R9A09G057H44GBG_CR8_0)
9+
board_runner_args(jlink "--device=R9A09G057H44_R8_0")
10+
endif()
11+
812
include(${ZEPHYR_BASE}/boards/common/jlink.board.cmake)

boards/renesas/rzv2h_evk/doc/index.rst

Lines changed: 38 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -74,8 +74,8 @@ LED
7474
* LED5 (yelow) = P0_0
7575
* LED6 (yelow) = P0_1
7676

77-
Programming and Debugging (M33)
78-
*******************************
77+
Programming and Debugging (M33/R8)
78+
**********************************
7979

8080
.. zephyr:board-supported-runners::
8181
@@ -85,29 +85,38 @@ documented in :ref:`build_an_application`.
8585
Console
8686
=======
8787

88-
The UART port for Cortex-M33 System Core can be accessed by connecting `Pmod USBUART <https://store.digilentinc.com/pmod-usbuart-usb-to-uart-interface/>`_
88+
The UART port for Cortex-M33/Cortex-R8 System Core can be accessed by connecting `Pmod USBUART <https://store.digilentinc.com/pmod-usbuart-usb-to-uart-interface/>`_
8989
to the upper side of ``PMOD Type 3A``.
9090

9191
Debugging
9292
=========
9393

9494
It is possible to load and execute a Zephyr application binary on
95-
this board on the Cortex-M33 System Core from
95+
this board on the Cortex-M33/Cortex-R8 System Core from
9696
the internal SRAM, using ``JLink`` debugger (:ref:`jlink-debug-host-tools`).
9797

9898
Here is an example for building and debugging with the :zephyr:code-sample:`hello_world` application.
9999

100+
**CM33:**
101+
100102
.. zephyr-app-commands::
101103
:zephyr-app: samples/hello_world
102104
:board: rzv2h_evk/r9a09g057h44gbg/cm33
103105
:goals: build debug
104106

107+
**CR8:**
108+
109+
.. zephyr-app-commands::
110+
:zephyr-app: samples/hello_world
111+
:board: rzv2h_evk/r9a09g057h44gbg/cr8_0
112+
:goals: build debug
113+
105114
Flashing
106115
========
107116

108117
RZ/V2H-EVK is designed to start different systems on different cores.
109118
It uses Yocto as the build system to build Linux system and boot loaders
110-
to run Zephyr on Cortex-M33 with u-boot. The minimal steps are described below.
119+
to run Zephyr on Cortex-M33/Cortex-R8 with u-boot. The minimal steps are described below.
111120

112121
1. Download Multi-OS Package from the `RZ/V2H Easy Download Guide`_
113122

@@ -172,7 +181,9 @@ The below necessary artifacts will be located in the build/tmp/deploy/image
172181
173182
8. Hit any key within 3 sec to stop autoboot.
174183

175-
9. Carry out the following setup of u-boot to kick CM33 Core.
184+
9. Carry out the following setup of u-boot to kick CM33/CR8 Core.
185+
186+
**CM33:**
176187

177188
.. code-block:: console
178189
@@ -191,6 +202,27 @@ The below necessary artifacts will be located in the build/tmp/deploy/image
191202
=> saveenv
192203
=> run cm33start
193204
205+
**CR8:**
206+
207+
.. code-block:: console
208+
209+
=> setenv cr8start 'dcache off
210+
=> mw.l 0x10420D24 0x04000000
211+
=> mw.l 0x10420600 0xE000E000
212+
=> mw.l 0x10420604 0x00030003
213+
=> mw.l 0x10420908 0x1FFF0000
214+
=> mw.l 0x10420C44 0x003F0000
215+
=> mw.l 0x10420C14 0x00000000
216+
=> mw.l 0x10420908 0x10001000
217+
=> mw.l 0x10420C48 0x00000020
218+
=> mw.l 0x10420908 0x1FFF1FFF
219+
=> mw.l 0x10420C48 0x00000000
220+
=> ext4load mmc 0:2 0x12040000 boot/zephyr.bin
221+
=> mw.l 0x10420C14 0x00000003
222+
=> dcache on'
223+
=> saveenv
224+
=> run cr8start
225+
194226
References
195227
**********
196228

Lines changed: 65 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,65 @@
1+
/*
2+
* Copyright (c) 2025 Renesas Electronics Corporation
3+
* SPDX-License-Identifier: Apache-2.0
4+
*/
5+
6+
/dts-v1/;
7+
8+
#include <zephyr/dt-bindings/memory-attr/memory-attr-arm.h>
9+
#include <zephyr/dt-bindings/input/input-event-codes.h>
10+
#include <arm/renesas/rz/rzv/r9a09g057_cr8.dtsi>
11+
#include "rzv2h_evk-pinctrl.dtsi"
12+
13+
/ {
14+
model = "Renesas RZ/V2H EVK";
15+
compatible = "renesas,rzv2h-evk";
16+
17+
aliases {
18+
led0 = &led5;
19+
led1 = &led6;
20+
};
21+
22+
chosen {
23+
zephyr,sram = &sram;
24+
zephyr,console = &uart0;
25+
zephyr,shell-uart = &uart0;
26+
};
27+
28+
leds {
29+
compatible = "gpio-leds";
30+
31+
led5: led5 {
32+
gpios = <&gpio0 0 0>;
33+
label = "led5";
34+
};
35+
36+
led6: led6 {
37+
gpios = <&gpio0 1 0>;
38+
label = "led6";
39+
};
40+
};
41+
42+
sram: memory@0 {
43+
compatible = "mmio-sram";
44+
reg = <0x0 DT_SIZE_M(256)>;
45+
};
46+
};
47+
48+
&gpio {
49+
status = "okay";
50+
};
51+
52+
&gpio0 {
53+
status = "okay";
54+
};
55+
56+
&sci0 {
57+
pinctrl-0 = <&sci0_pins>;
58+
pinctrl-names = "default";
59+
status = "okay";
60+
61+
uart0: uart {
62+
current-speed = <115200>;
63+
status = "okay";
64+
};
65+
};
Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,11 @@
1+
identifier: rzv2h_evk/r9a09g057h44gbg/cr8_0
2+
name: Cortex-R8 for Renesas RZ/V2H EVK
3+
type: mcu
4+
arch: arm
5+
toolchain:
6+
- zephyr
7+
- gnuarmemb
8+
supported:
9+
- uart
10+
- gpio
11+
vendor: renesas
Lines changed: 19 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,19 @@
1+
# Copyright (c) 2025 Renesas Electronics Corporation
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
CONFIG_XIP=n
5+
6+
# MPU Config
7+
CONFIG_ARM_MPU=y
8+
9+
# Enable UART driver
10+
CONFIG_SERIAL=y
11+
12+
# Enable console
13+
CONFIG_CONSOLE=y
14+
CONFIG_UART_CONSOLE=y
15+
16+
# Cache Options
17+
CONFIG_CACHE_MANAGEMENT=y
18+
CONFIG_DCACHE_LINE_SIZE_DETECT=y
19+
CONFIG_ICACHE_LINE_SIZE_DETECT=y

0 commit comments

Comments
 (0)