Skip to content

Commit 0d8292a

Browse files
Nikolay Agishevcarlescufi
Nikolay Agishev
authored and
carlescufi
committed
ARC: Add HS4x support
Minimal HSDK4xD support Signed-off-by: Nikolay Agishev <agishev@synopsys.com>
1 parent 898a59e commit 0d8292a

File tree

23 files changed

+599
-3
lines changed

23 files changed

+599
-3
lines changed

‎arch/arc/Kconfig

Lines changed: 18 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -87,7 +87,15 @@ config CPU_HS3X
8787
select CPU_HAS_DCACHE
8888
select CPU_HAS_ICACHE
8989
help
90-
If y, the SoC uses an ARC HS3x or HS4x CPU
90+
If y, the SoC uses an ARC HS3x CPU
91+
92+
config CPU_HS4X
93+
bool
94+
select CPU_ARCHS
95+
select CPU_HAS_DCACHE
96+
select CPU_HAS_ICACHE
97+
help
98+
If y, the SoC uses an HS4X CPU
9199

92100
endif #ISA_ARCV2
93101

@@ -278,8 +286,8 @@ config CODE_DENSITY
278286
Enable code density option to get better code density
279287

280288
config ARC_HAS_ACCL_REGS
281-
bool "Reg Pair ACCL:ACCH (FPU and/or MPY > 6)"
282-
default y if CPU_HS3X || CPU_HS5X || CPU_HS6X
289+
bool "Reg Pair ACCL:ACCH (FPU and/or MPY > 6 and/or DSP)"
290+
default y if CPU_HS3X || CPU_HS4X || CPU_HS5X || CPU_HS6X
283291
help
284292
Depending on the configuration, CPU can contain accumulator reg-pair
285293
(also referred to as r58:r59). These can also be used by gcc as GPR so
@@ -377,6 +385,13 @@ config ARC_EXCEPTION_DEBUG
377385
and parameters, at a cost of code/data size for the human-readable
378386
strings.
379387

388+
config ARC_EARLY_SOC_INIT
389+
bool "Make early stage SoC-specific initialization"
390+
help
391+
Call SoC per-core setup code on early stage initialization
392+
(before C runtime initialization). Setup code is called in form of
393+
soc_early_asm_init_percpu assembler macro.
394+
380395
endmenu
381396

382397
config MAIN_STACK_SIZE

‎arch/arc/core/dsp/Kconfig

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -16,6 +16,12 @@ config ARC_DSP
1616
help
1717
This option enables DSP and DSP instructions.
1818

19+
config ARC_DSP_TURNED_OFF
20+
bool "Turn off DSP if it presents"
21+
depends on !ARC_DSP
22+
help
23+
This option disables DSP block via resetting DSP_CRTL register.
24+
1925
config ARC_DSP_SHARING
2026
bool "DSP register sharing"
2127
depends on ARC_DSP && MULTITHREADING

‎arch/arc/core/dsp/swap_dsp_macros.h

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -260,3 +260,10 @@ dsp_skip_load :
260260
#endif
261261
agu_skip_load :
262262
.endm
263+
264+
.macro _dsp_extension_probe
265+
#ifdef CONFIG_ARC_DSP_TURNED_OFF
266+
mov r0, 0 /* DSP_CTRL_DISABLED_ALL */
267+
sr r0, [_ARC_V2_DSP_CTRL]
268+
#endif
269+
.endm

‎arch/arc/core/reset.S

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -16,6 +16,9 @@
1616
#include <zephyr/arch/cpu.h>
1717
#include <swap_macros.h>
1818
#include <zephyr/arch/arc/asm-compat/assembler.h>
19+
#ifdef CONFIG_ARC_EARLY_SOC_INIT
20+
#include <soc_ctrl.h>
21+
#endif
1922

2023
GDATA(z_interrupt_stacks)
2124
GDATA(z_main_stack)
@@ -109,6 +112,12 @@ done_icache_invalidate:
109112

110113
done_dcache_invalidate:
111114

115+
#ifdef CONFIG_ARC_EARLY_SOC_INIT
116+
soc_early_asm_init_percpu
117+
#endif
118+
119+
_dsp_extension_probe
120+
112121
/*
113122
* Init ARC internal architecture state
114123
* Force to initialize internal architecture state to reset values

‎boards/arc/hsdk4xd/CMakeLists.txt

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,5 @@
1+
#
2+
# Copyright (c) 2023 Synopsys, Inc. All rights reserved.
3+
#
4+
# SPDX-License-Identifier: Apache-2.0
5+
#

‎boards/arc/hsdk4xd/Kconfig.board

Lines changed: 13 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,13 @@
1+
# DesignWare ARC HSDK4XD Development Kit board configuration
2+
3+
# Copyright (c) 2023 Synopsys, Inc. All rights reserved.
4+
# SPDX-License-Identifier: Apache-2.0
5+
6+
config BOARD_HSDK4XD
7+
bool "ARC HSDK4XD Development Kit"
8+
depends on SOC_ARC_HSDK4XD
9+
help
10+
The ARC HS4x/4xD Development Kit is a ready-to-use software development
11+
platform for the ARC HS4x/4xD family of processor IP. It includes
12+
a multicore ARC HS4x/HS4xD-based chip and integrates a wide range
13+
of interfaces.

‎boards/arc/hsdk4xd/Kconfig.defconfig

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,9 @@
1+
# Copyright (c) 2023 Synopsys, Inc. All rights reserved.
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
if BOARD_HSDK4XD
5+
6+
config BOARD
7+
default "hsdk4xd"
8+
9+
endif #BOARD_HSDK4XD

‎boards/arc/hsdk4xd/board.cmake

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,6 @@
1+
# SPDX-License-Identifier: Apache-2.0
2+
board_runner_args(openocd "--use-elf")
3+
4+
board_runner_args(mdb-hw "--jtag=digilent" "--cores=${CONFIG_MP_MAX_NUM_CPUS}")
5+
include(${ZEPHYR_BASE}/boards/common/openocd.board.cmake)
6+
include(${ZEPHYR_BASE}/boards/common/mdb-hw.board.cmake)

‎boards/arc/hsdk4xd/hsdk4xd.dts

Lines changed: 14 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,14 @@
1+
/*
2+
* Copyright (c) 2023, Synopsys, Inc. All rights reserved.
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
/dts-v1/;
8+
9+
#include "hsdk4xd.dtsi"
10+
11+
/ {
12+
model = "hsdk4xd";
13+
compatible = "snps,hsdk4xd";
14+
};

‎boards/arc/hsdk4xd/hsdk4xd.dtsi

Lines changed: 34 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,34 @@
1+
/*
2+
* Copyright (c) 2023, Synopsys, Inc. All rights reserved.
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
/dts-v1/;
8+
9+
#include <synopsys/arc_hs4xd.dtsi>
10+
11+
/ {
12+
13+
aliases {
14+
uart-dbg = &uart_dbg;
15+
};
16+
17+
chosen {
18+
zephyr,sram = &ddr0;
19+
zephyr,console = &uart_dbg;
20+
zephyr,shell-uart = &uart_dbg;
21+
};
22+
23+
};
24+
25+
arduino_spi: &spi2 {};
26+
27+
&uart_dbg {
28+
status = "okay";
29+
current-speed = <115200>;
30+
};
31+
32+
&creg_gpio {
33+
status = "okay";
34+
};

0 commit comments

Comments
 (0)