Skip to content

Commit 04c6399

Browse files
yangbolu1991kartben
authored andcommitted
boards: nxp: imx95_evk_mimx9596_m7: enable SPI1 interface
Enabled SPI1 interface for imx95_evk_mimx9596_m7. Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
1 parent 8bf0a32 commit 04c6399

File tree

3 files changed

+15
-0
lines changed

3 files changed

+15
-0
lines changed

boards/nxp/imx95_evk/doc/index.rst

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -92,6 +92,8 @@ The Zephyr ``imx95_evk/mimx9596/m7`` board target supports the following hardwar
9292
+-----------+------------+-------------------------------------+
9393
| TPM | on-chip | tpm |
9494
+-----------+------------+-------------------------------------+
95+
| SPI | on-chip | spi |
96+
+-----------+------------+-------------------------------------+
9597

9698
The Zephyr ``imx95_evk/mimx9596/a55`` and ``imx95_evk/mimx9596/a55/smp`` board targets support
9799
the following hardware features:
@@ -133,6 +135,12 @@ oscilloscope.
133135
Channel 2 signal routed to resistance R881.
134136
Channel 3 signal routed to resistance R882.
135137

138+
SPI
139+
---
140+
141+
The EVK board need to be reworked to solder R1217/R1218/R1219/R1220 with 0R resistances.
142+
SPI1 on J35 is enabled for M7.
143+
136144

137145
Programming and Debugging (A55)
138146
*******************************

boards/nxp/imx95_evk/imx95_evk_mimx9596_m7.dts

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -35,6 +35,12 @@
3535
status = "okay";
3636
};
3737

38+
&lpspi1 {
39+
pinctrl-0 = <&lpspi1_default>;
40+
pinctrl-names = "default";
41+
status = "okay";
42+
};
43+
3844
&lpuart3 {
3945
status = "okay";
4046
current-speed = <115200>;

boards/nxp/imx95_evk/imx95_evk_mimx9596_m7.yaml

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -17,4 +17,5 @@ supported:
1717
- uart
1818
- i2c
1919
- pwm
20+
- spi
2021
vendor: nxp

0 commit comments

Comments
 (0)