Skip to content

Commit 74e7f96

Browse files
committed
RISC-V: Add rv32if/ilp32f multilib variant
This commit adds a new "base" multilib variant, rv32if/ilp32f, that can be used across the rv32i*f*/ilp32f targets, including rv32iafc/ilp32f. Signed-off-by: Stephanos Ioannidis <root@stephanos.io>
1 parent 917237d commit 74e7f96

File tree

1 file changed

+3
-0
lines changed

1 file changed

+3
-0
lines changed

gcc/config/riscv/t-zephyr

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -14,6 +14,7 @@ MULTILIB_SRC_ARCH += rv32imc_zicsr_zifencei_zba_zbb_zbc_zbs
1414
MULTILIB_SRC_ARCH += rv32ia_zicsr_zifencei
1515
MULTILIB_SRC_ARCH += rv32iac_zicsr_zifencei
1616
MULTILIB_SRC_ARCH += rv32iafc_zicsr_zifencei
17+
MULTILIB_SRC_ARCH += rv32if_zicsr_zifencei
1718
MULTILIB_SRC_ARCH += rv32ic_zicsr_zifencei
1819
MULTILIB_SRC_ARCH += rv32g
1920
MULTILIB_SRC_ARCH += rv32gc
@@ -61,6 +62,7 @@ march=rv32im_zicsr_zifencei_zba_zbb_zbc_zbs/mabi=ilp32 \
6162
march=rv32imac_zicsr_zifencei/mabi=ilp32 \
6263
march=rv32imafc_zicsr_zifencei/mabi=ilp32f \
6364
march=rv32imafd_zicsr_zifencei/mabi=ilp32d \
65+
march=rv32if_zicsr_zifencei/mabi=ilp32f \
6466
march=rv32e_zicsr_zifencei/mabi=ilp32e \
6567
march=rv32em_zicsr_zifencei/mabi=ilp32e \
6668
march=rv32emc_zicsr_zifencei/mabi=ilp32e \
@@ -87,6 +89,7 @@ march.rv32im_zicsr_zifencei_zba_zbb_zbc_zbs/mabi.ilp32=march.rv32imc_zicsr_zifen
8789
march.rv32imafd_zicsr_zifencei/mabi.ilp32d=march.rv32imafdc_zicsr_zifencei/mabi.ilp32d \
8890
march.rv32imafd_zicsr_zifencei/mabi.ilp32d=march.rv32g/mabi.ilp32d \
8991
march.rv32imafd_zicsr_zifencei/mabi.ilp32d=march.rv32gc/mabi.ilp32d \
92+
march.rv32if_zicsr_zifencei/mabi.ilp32f=march.rv32iafc_zicsr_zifencei/mabi.ilp32f \
9093
march.rv32e_zicsr_zifencei/mabi.ilp32e=march.rv32ea_zicsr_zifencei/mabi.ilp32e \
9194
march.rv32e_zicsr_zifencei/mabi.ilp32e=march.rv32eac_zicsr_zifencei/mabi.ilp32e \
9295
march.rv32e_zicsr_zifencei/mabi.ilp32e=march.rv32ec_zicsr_zifencei/mabi.ilp32e \

0 commit comments

Comments
 (0)