Skip to content

Artix 7 Route File Loading Seg Fault #3205

@SamuelHo10

Description

@SamuelHo10

VPR runs successfully with the following command:

$VTR_ROOT/vpr/vpr
$VTR_ROOT/vtr_flow/arch/xilinx/7series_BRAM_DSP_carry.xml
$VTR_ROOT/vtr_flow/benchmarks/blif/2/bw.blif
--flat_routing off
--route_chan_width 150
-j12

However, when attempting to launch the GUI, the program segfaults during the routing load phase.

# Load Routing
Begin loading FPGA routing file.
./gui.sh: line 14: 1728110 Segmentation fault (core dumped) $VTR_ROOT/vpr/vpr $VTR_ROOT/vtr_flow/arch/xilinx/7series_BRAM_DSP_carry.xml $VTR_ROOT/vtr_flow/benchmarks/blif/2/bw.blif --flat_routing off --disp on --analysis --route_chan_width 150 -j12

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions