Skip to content

Commit 912af6b

Browse files
author
Abinav Puthan Purayil
committed
[AMDGPU][GlobalISel] Remove the post ':' part of vreg operands in fsh combine tests.
1 parent 0226003 commit 912af6b

File tree

2 files changed

+50
-50
lines changed

2 files changed

+50
-50
lines changed

‎llvm/test/CodeGen/AMDGPU/GlobalISel/combine-fsh.mir

Lines changed: 25 additions & 25 deletions
Original file line numberDiff line numberDiff line change
@@ -20,10 +20,10 @@ body: |
2020
%b:_(s32) = COPY $vgpr1
2121
%amt:_(s32) = COPY $vgpr2
2222
%bw:_(s32) = G_CONSTANT i32 32
23-
%shl:_(s32) = G_SHL %a:_, %amt:_(s32)
24-
%sub:_(s32) = G_SUB %bw:_, %amt:_
25-
%lshr:_(s32) = G_LSHR %b:_, %sub:_(s32)
26-
%or:_(s32) = G_OR %shl:_, %lshr:_
23+
%shl:_(s32) = G_SHL %a, %amt
24+
%sub:_(s32) = G_SUB %bw, %amt
25+
%lshr:_(s32) = G_LSHR %b, %sub
26+
%or:_(s32) = G_OR %shl, %lshr
2727
$vgpr3 = COPY %or
2828
...
2929

@@ -46,11 +46,11 @@ body: |
4646
%b:_(<2 x s32>) = COPY $vgpr2_vgpr3
4747
%amt:_(<2 x s32>) = COPY $vgpr4_vgpr5
4848
%scalar_bw:_(s32) = G_CONSTANT i32 32
49-
%bw:_(<2 x s32>) = G_BUILD_VECTOR %scalar_bw(s32), %scalar_bw(s32)
50-
%shl:_(<2 x s32>) = G_SHL %a:_, %amt:_(<2 x s32>)
51-
%sub:_(<2 x s32>) = G_SUB %bw:_, %amt:_
52-
%lshr:_(<2 x s32>) = G_LSHR %b:_, %sub:_(<2 x s32>)
53-
%or:_(<2 x s32>) = G_OR %shl:_, %lshr:_
49+
%bw:_(<2 x s32>) = G_BUILD_VECTOR %scalar_bw, %scalar_bw
50+
%shl:_(<2 x s32>) = G_SHL %a, %amt
51+
%sub:_(<2 x s32>) = G_SUB %bw, %amt
52+
%lshr:_(<2 x s32>) = G_LSHR %b, %sub
53+
%or:_(<2 x s32>) = G_OR %shl, %lshr
5454
$vgpr6_vgpr7 = COPY %or
5555
...
5656

@@ -73,10 +73,10 @@ body: |
7373
%b:_(s32) = COPY $vgpr1
7474
%amt:_(s32) = COPY $vgpr2
7575
%bw:_(s32) = G_CONSTANT i32 32
76-
%shl:_(s32) = G_SHL %a:_, %amt:_(s32)
77-
%sub:_(s32) = G_SUB %bw:_, %amt:_
78-
%lshr:_(s32) = G_LSHR %b:_, %sub:_(s32)
79-
%or:_(s32) = G_OR %lshr:_, %shl:_
76+
%shl:_(s32) = G_SHL %a, %amt
77+
%sub:_(s32) = G_SUB %bw, %amt
78+
%lshr:_(s32) = G_LSHR %b, %sub
79+
%or:_(s32) = G_OR %lshr, %shl
8080
$vgpr3 = COPY %or
8181
...
8282

@@ -99,10 +99,10 @@ body: |
9999
%b:_(s32) = COPY $vgpr1
100100
%amt:_(s32) = COPY $vgpr2
101101
%bw:_(s32) = G_CONSTANT i32 32
102-
%lshr:_(s32) = G_LSHR %b:_, %amt:_(s32)
103-
%sub:_(s32) = G_SUB %bw:_, %amt:_
104-
%shl:_(s32) = G_SHL %a:_, %sub:_(s32)
105-
%or:_(s32) = G_OR %shl:_, %lshr:_
102+
%lshr:_(s32) = G_LSHR %b, %amt
103+
%sub:_(s32) = G_SUB %bw, %amt
104+
%shl:_(s32) = G_SHL %a, %sub
105+
%or:_(s32) = G_OR %shl, %lshr
106106
$vgpr3 = COPY %or
107107
...
108108

@@ -182,10 +182,10 @@ body: |
182182
%b:_(s32) = COPY $vgpr1
183183
%amt:_(s32) = COPY $vgpr2
184184
%bw:_(s32) = G_CONSTANT i32 31
185-
%shl:_(s32) = G_SHL %a:_, %amt:_(s32)
186-
%sub:_(s32) = G_SUB %bw:_, %amt:_
187-
%lshr:_(s32) = G_LSHR %b:_, %sub:_(s32)
188-
%or:_(s32) = G_OR %shl:_, %lshr:_
185+
%shl:_(s32) = G_SHL %a, %amt
186+
%sub:_(s32) = G_SUB %bw, %amt
187+
%lshr:_(s32) = G_LSHR %b, %sub
188+
%or:_(s32) = G_OR %shl, %lshr
189189
$vgpr3 = COPY %or
190190
...
191191

@@ -214,9 +214,9 @@ body: |
214214
%amt:_(s32) = COPY $vgpr2
215215
%amt1:_(s32) = COPY $vgpr3
216216
%bw:_(s32) = G_CONSTANT i32 32
217-
%shl:_(s32) = G_SHL %a:_, %amt:_(s32)
218-
%sub:_(s32) = G_SUB %bw:_, %amt1:_
219-
%lshr:_(s32) = G_LSHR %b:_, %sub:_(s32)
220-
%or:_(s32) = G_OR %shl:_, %lshr:_
217+
%shl:_(s32) = G_SHL %a, %amt
218+
%sub:_(s32) = G_SUB %bw, %amt1
219+
%lshr:_(s32) = G_LSHR %b, %sub
220+
%or:_(s32) = G_OR %shl, %lshr
221221
$vgpr4 = COPY %or
222222
...

‎llvm/test/CodeGen/AMDGPU/GlobalISel/combine-rot.mir

Lines changed: 25 additions & 25 deletions
Original file line numberDiff line numberDiff line change
@@ -18,10 +18,10 @@ body: |
1818
%a:_(s32) = COPY $vgpr0
1919
%amt:_(s32) = COPY $vgpr1
2020
%bw:_(s32) = G_CONSTANT i32 32
21-
%shl:_(s32) = G_SHL %a:_, %amt:_(s32)
22-
%sub:_(s32) = G_SUB %bw:_, %amt:_
23-
%lshr:_(s32) = G_LSHR %a:_, %sub:_(s32)
24-
%or:_(s32) = G_OR %shl:_, %lshr:_
21+
%shl:_(s32) = G_SHL %a, %amt
22+
%sub:_(s32) = G_SUB %bw, %amt
23+
%lshr:_(s32) = G_LSHR %a, %sub
24+
%or:_(s32) = G_OR %shl, %lshr
2525
$vgpr2 = COPY %or
2626
...
2727

@@ -42,11 +42,11 @@ body: |
4242
%a:_(<2 x s32>) = COPY $vgpr0_vgpr1
4343
%amt:_(<2 x s32>) = COPY $vgpr2_vgpr3
4444
%scalar_bw:_(s32) = G_CONSTANT i32 32
45-
%bw:_(<2 x s32>) = G_BUILD_VECTOR %scalar_bw(s32), %scalar_bw(s32)
46-
%shl:_(<2 x s32>) = G_SHL %a:_, %amt:_(<2 x s32>)
47-
%sub:_(<2 x s32>) = G_SUB %bw:_, %amt:_
48-
%lshr:_(<2 x s32>) = G_LSHR %a:_, %sub:_(<2 x s32>)
49-
%or:_(<2 x s32>) = G_OR %shl:_, %lshr:_
45+
%bw:_(<2 x s32>) = G_BUILD_VECTOR %scalar_bw, %scalar_bw
46+
%shl:_(<2 x s32>) = G_SHL %a, %amt
47+
%sub:_(<2 x s32>) = G_SUB %bw, %amt
48+
%lshr:_(<2 x s32>) = G_LSHR %a, %sub
49+
%or:_(<2 x s32>) = G_OR %shl, %lshr
5050
$vgpr4_vgpr5 = COPY %or
5151
...
5252

@@ -67,10 +67,10 @@ body: |
6767
%a:_(s32) = COPY $vgpr0
6868
%amt:_(s32) = COPY $vgpr1
6969
%bw:_(s32) = G_CONSTANT i32 32
70-
%shl:_(s32) = G_SHL %a:_, %amt:_(s32)
71-
%sub:_(s32) = G_SUB %bw:_, %amt:_
72-
%lshr:_(s32) = G_LSHR %a:_, %sub:_(s32)
73-
%or:_(s32) = G_OR %lshr:_, %shl:_
70+
%shl:_(s32) = G_SHL %a, %amt
71+
%sub:_(s32) = G_SUB %bw, %amt
72+
%lshr:_(s32) = G_LSHR %a, %sub
73+
%or:_(s32) = G_OR %lshr, %shl
7474
$vgpr2 = COPY %or
7575
...
7676

@@ -91,10 +91,10 @@ body: |
9191
%a:_(s32) = COPY $vgpr0
9292
%amt:_(s32) = COPY $vgpr1
9393
%bw:_(s32) = G_CONSTANT i32 32
94-
%lshr:_(s32) = G_LSHR %a:_, %amt:_(s32)
95-
%sub:_(s32) = G_SUB %bw:_, %amt:_
96-
%shl:_(s32) = G_SHL %a:_, %sub:_(s32)
97-
%or:_(s32) = G_OR %shl:_, %lshr:_
94+
%lshr:_(s32) = G_LSHR %a, %amt
95+
%sub:_(s32) = G_SUB %bw, %amt
96+
%shl:_(s32) = G_SHL %a, %sub
97+
%or:_(s32) = G_OR %shl, %lshr
9898
$vgpr2 = COPY %or
9999
...
100100

@@ -169,10 +169,10 @@ body: |
169169
%a:_(s32) = COPY $vgpr0
170170
%amt:_(s32) = COPY $vgpr1
171171
%bw:_(s32) = G_CONSTANT i32 31
172-
%shl:_(s32) = G_SHL %a:_, %amt:_(s32)
173-
%sub:_(s32) = G_SUB %bw:_, %amt:_
174-
%lshr:_(s32) = G_LSHR %a:_, %sub:_(s32)
175-
%or:_(s32) = G_OR %shl:_, %lshr:_
172+
%shl:_(s32) = G_SHL %a, %amt
173+
%sub:_(s32) = G_SUB %bw, %amt
174+
%lshr:_(s32) = G_LSHR %a, %sub
175+
%or:_(s32) = G_OR %shl, %lshr
176176
$vgpr2 = COPY %or
177177
...
178178

@@ -199,9 +199,9 @@ body: |
199199
%amt:_(s32) = COPY $vgpr1
200200
%amt1:_(s32) = COPY $vgpr2
201201
%bw:_(s32) = G_CONSTANT i32 32
202-
%shl:_(s32) = G_SHL %a:_, %amt:_(s32)
203-
%sub:_(s32) = G_SUB %bw:_, %amt1:_
204-
%lshr:_(s32) = G_LSHR %a:_, %sub:_(s32)
205-
%or:_(s32) = G_OR %shl:_, %lshr:_
202+
%shl:_(s32) = G_SHL %a, %amt
203+
%sub:_(s32) = G_SUB %bw, %amt1
204+
%lshr:_(s32) = G_LSHR %a, %sub
205+
%or:_(s32) = G_OR %shl, %lshr
206206
$vgpr3 = COPY %or
207207
...

0 commit comments

Comments
 (0)