Skip to content

Commit 7ec9c16

Browse files
committed
src/timer.rs: disable creation of TIM4 for stm32l4+ because of PAC error.
In the current release of the stm32l4 PAC, the `cnt` register of TIM3 and tim4 have an incorrect width. This was fixed in stm32-rs#669, once this is included in the next release, we will be able to start using TIM3 and TIM4.
1 parent dad6166 commit 7ec9c16

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

src/timer.rs

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -317,8 +317,8 @@ hal! {
317317
// feature = "stm32l4s5",
318318
// feature = "stm32l4r7",
319319
// feature = "stm32l4s7",
320-
feature = "stm32l4r9",
321-
feature = "stm32l4s9",
320+
// feature = "stm32l4r9",
321+
// feature = "stm32l4s9",
322322
))]
323323
hal! {
324324
TIM4: (tim4, free_running_tim4, APB1R1, u16),

0 commit comments

Comments
 (0)