Skip to content

Commit 1708a25

Browse files
committed
Fixed waiting for RNG clock enable
1 parent 1cbe88d commit 1708a25

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

src/rng.rs

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -28,7 +28,7 @@ impl RngExt for RNG {
2828
<RNG as Enable>::enable(ahb2);
2929
// if we don't do this... we can be "too fast", and
3030
// the following setting of rng.cr.rngen has no effect!!
31-
while RNG::is_enabled() {}
31+
while !RNG::is_enabled() {}
3232

3333
self.cr.modify(|_, w| w.rngen().set_bit());
3434

0 commit comments

Comments
 (0)