We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
Adc
1 parent dc6dc6d commit 375e845Copy full SHA for 375e845
src/adc.rs
@@ -99,6 +99,12 @@ impl Adc<Ready> {
99
pub fn set_precision(&mut self, precision: Precision) {
100
self.precision = precision;
101
}
102
+}
103
+
104
+impl<State> Adc<State> {
105
+ pub fn release(self) -> ADC {
106
+ self.rb
107
+ }
108
109
fn power_up(&mut self) {
110
self.rb.isr.modify(|_, w| w.adrdy().set_bit());
@@ -119,12 +125,6 @@ impl Adc<Ready> {
119
125
120
126
121
127
122
-impl<State> Adc<State> {
123
- pub fn release(self) -> ADC {
124
- self.rb
- }
-}
-
128
129
pub trait AdcExt {
130
fn constrain(self, rcc: &mut Rcc) -> Adc<Ready>;
0 commit comments