Skip to content

Commit 560c20f

Browse files
committed
fmt
1 parent 506bc99 commit 560c20f

File tree

3 files changed

+14
-18
lines changed

3 files changed

+14
-18
lines changed

src/fmc.rs

Lines changed: 1 addition & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -125,9 +125,7 @@ impl FmcExt for stm32::FMC {
125125

126126
// Calculate kernel clock
127127
let fmc_ker_ck = match clk_sel {
128-
rec::FmcClkSel::RccHclk3 => {
129-
clocks.hclk()
130-
}
128+
rec::FmcClkSel::RccHclk3 => clocks.hclk(),
131129
rec::FmcClkSel::Pll1Q => {
132130
clocks.pll1_q_ck().expect("FMC: PLL1_Q must be enabled")
133131
}

src/rcc/mod.rs

Lines changed: 12 additions & 13 deletions
Original file line numberDiff line numberDiff line change
@@ -763,19 +763,18 @@ impl Rcc {
763763
assert!(rcc_hclk <= rcc_hclk_max);
764764

765765
// Estimate divisor
766-
let (hpre_bits, hpre_div) =
767-
match sys_d1cpre_ck.div_ceil(rcc_hclk) {
768-
0 => unreachable!(),
769-
1 => (HPRE::Div1, 1),
770-
2 => (HPRE::Div2, 2),
771-
3..=5 => (HPRE::Div4, 4),
772-
6..=11 => (HPRE::Div8, 8),
773-
12..=39 => (HPRE::Div16, 16),
774-
40..=95 => (HPRE::Div64, 64),
775-
96..=191 => (HPRE::Div128, 128),
776-
192..=383 => (HPRE::Div256, 256),
777-
_ => (HPRE::Div512, 512),
778-
};
766+
let (hpre_bits, hpre_div) = match sys_d1cpre_ck.div_ceil(rcc_hclk) {
767+
0 => unreachable!(),
768+
1 => (HPRE::Div1, 1),
769+
2 => (HPRE::Div2, 2),
770+
3..=5 => (HPRE::Div4, 4),
771+
6..=11 => (HPRE::Div8, 8),
772+
12..=39 => (HPRE::Div16, 16),
773+
40..=95 => (HPRE::Div64, 64),
774+
96..=191 => (HPRE::Div128, 128),
775+
192..=383 => (HPRE::Div256, 256),
776+
_ => (HPRE::Div512, 512),
777+
};
779778

780779
// Calculate real AXI and AHB clock
781780
let rcc_hclk = sys_d1cpre_ck / hpre_div;

src/xspi/qspi.rs

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -302,8 +302,7 @@ impl Qspi<stm32::QUADSPI> {
302302
});
303303

304304
let spi_frequency = config.frequency.raw();
305-
let divisor = match spi_kernel_ck.div_ceil(spi_frequency)
306-
{
305+
let divisor = match spi_kernel_ck.div_ceil(spi_frequency) {
307306
divisor @ 1..=256 => divisor - 1,
308307
_ => panic!("Invalid QSPI frequency requested"),
309308
};

0 commit comments

Comments
 (0)