Skip to content

Commit f476452

Browse files
committed
Add fix to CHANGELOG
1 parent a39394c commit f476452

File tree

1 file changed

+6
-0
lines changed

1 file changed

+6
-0
lines changed

CHANGELOG.md

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -32,6 +32,11 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
3232
To disable that behavior, set `default-features = false`. ([#283])
3333
- The MSRV was bumped to 1.52 ([#283])
3434

35+
### Fixed
36+
37+
- ADC Channel SMP Register mismatch. ([#291])
38+
- While `read()`ing a Pin mapped to channel `10` and unexpected panic happened.
39+
3540
## [v0.8.0] - 2021-08-16
3641

3742
### Added
@@ -492,6 +497,7 @@ let clocks = rcc
492497
[defmt]: https://github.com/knurling-rs/defmt
493498
[filter]: https://defmt.ferrous-systems.com/filtering.html
494499

500+
[#291]: https://github.com/stm32-rs/stm32f3xx-hal/pull/291
495501
[#283]: https://github.com/stm32-rs/stm32f3xx-hal/pull/283
496502
[#278]: https://github.com/stm32-rs/stm32f3xx-hal/pull/278
497503
[#277]: https://github.com/stm32-rs/stm32f3xx-hal/pull/277

0 commit comments

Comments
 (0)