Skip to content

Commit cd70a61

Browse files
author
Lotte Steenbrink
committed
adc.rs: fix channel -> smp register mismatch for channel 11, add channel 10
1 parent ca538b5 commit cd70a61

File tree

1 file changed

+2
-1
lines changed

1 file changed

+2
-1
lines changed

src/adc.rs

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -498,7 +498,8 @@ macro_rules! adc_hal {
498498
7 => self.adc.smpr1.modify(|_, w| w.smp7().variant(smp.into())),
499499
8 => self.adc.smpr1.modify(|_, w| w.smp8().variant(smp.into())),
500500
9 => self.adc.smpr1.modify(|_, w| w.smp9().variant(smp.into())),
501-
11 => self.adc.smpr2.modify(|_, w| w.smp10().variant(smp.into())),
501+
10 => self.adc.smpr2.modify(|_, w| w.smp10().variant(smp.into())),
502+
11 => self.adc.smpr2.modify(|_, w| w.smp11().variant(smp.into())),
502503
12 => self.adc.smpr2.modify(|_, w| w.smp12().variant(smp.into())),
503504
13 => self.adc.smpr2.modify(|_, w| w.smp13().variant(smp.into())),
504505
14 => self.adc.smpr2.modify(|_, w| w.smp14().variant(smp.into())),

0 commit comments

Comments
 (0)