Skip to content

Commit 1d9d025

Browse files
committed
Do not use references on copy types
1 parent d323f02 commit 1d9d025

File tree

1 file changed

+8
-9
lines changed

1 file changed

+8
-9
lines changed

src/rcc.rs

Lines changed: 8 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -103,9 +103,9 @@ mod usb_clocking {
103103
use crate::stm32::rcc::cfgr;
104104

105105
pub(crate) fn is_valid(
106-
_sysclk: &u32,
107-
_hse: &Option<u32>,
108-
_pclk1: &u32,
106+
_sysclk: u32,
107+
_hse: Option<u32>,
108+
_pclk1: u32,
109109
_pll_config: &Option<PllConfig>,
110110
) -> (bool, bool) {
111111
(false, false)
@@ -132,9 +132,9 @@ mod usb_clocking {
132132

133133
/// Check for all clock options to be
134134
pub(crate) fn is_valid(
135-
sysclk: &u32,
136-
hse: &Option<u32>,
137-
pclk1: &u32,
135+
sysclk: u32,
136+
hse: Option<u32>,
137+
pclk1: u32,
138138
pll_config: &Option<PllConfig>,
139139
) -> (cfgr::USBPRE_A, bool) {
140140
// the USB clock is only valid if an external crystal is used, the PLL is enabled, and the
@@ -143,7 +143,7 @@ mod usb_clocking {
143143
let usb_ok = hse.is_some() && pll_config.is_some();
144144
// The APB1 clock must have a minimum frequency of 10 MHz to avoid data overrun/underrun
145145
// problems. [RM0316 32.5.2]
146-
if *pclk1 >= 10_000_000 {
146+
if pclk1 >= 10_000_000 {
147147
match (usb_ok, sysclk) {
148148
(true, 72_000_000) => (cfgr::USBPRE_A::DIV1_5, true),
149149
(true, 48_000_000) => (cfgr::USBPRE_A::DIV1, true),
@@ -537,8 +537,7 @@ impl CFGR {
537537
})
538538
}
539539

540-
let (usbpre, usbclk_valid) =
541-
usb_clocking::is_valid(&sysclk, &self.hse, &pclk1, &pll_config);
540+
let (usbpre, usbclk_valid) = usb_clocking::is_valid(sysclk, self.hse, pclk1, &pll_config);
542541

543542
let rcc = unsafe { &*RCC::ptr() };
544543

0 commit comments

Comments
 (0)