We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent f101160 commit e0acb5eCopy full SHA for e0acb5e
CHANGELOG.md
@@ -37,6 +37,7 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
37
38
### Fixed
39
40
+- RTC not enable PWR clock
41
- USART2 remap
42
- Fix > 2 byte i2c reads
43
- Send stop after acknowledge errors on i2c
src/rcc.rs
@@ -327,6 +327,7 @@ impl BKP {
327
// Enable the backup interface by setting PWREN and BKPEN
328
let rcc = unsafe { &(*RCC::ptr()) };
329
crate::pac::BKP::enable(rcc);
330
+ crate::pac::PWR::enable(rcc);
331
332
// Enable access to the backup registers
333
pwr.cr.modify(|_r, w| w.dbp().set_bit());
0 commit comments