Skip to content

Commit 68f54f5

Browse files
committed
Get rid of some deprecation warnings
It's been deprecated since Amaranth commit bfe541a6d7f63b7a8402d86aa51e741c7d1c97bd (2024-03-06) See PR: amaranth-lang/amaranth#1190 Deprecated since Amaranth release v0.5.0
1 parent 774c5b5 commit 68f54f5

12 files changed

+14
-12
lines changed

06_past.md

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -81,7 +81,7 @@ Earlier we said that there is a built-in clock domain, `sync`. However, you stil
8181
Assumptions force the verification engine to ensure that the assumptions are true. So for example, suppose `x` were an input to some module that you want to verify:
8282

8383
```python
84-
from amaranth.asserts import Assume
84+
from amaranth.hdl import Assume
8585

8686
x = Signal(16) # An input signal
8787
m.d.comb += Assume(x < 0xD000)

answers/e01_to_pennies.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,7 @@
44

55
from amaranth import Signal, Module, Elaboratable
66
from amaranth.build import Platform
7-
from amaranth.asserts import Assume, Assert, Cover
7+
from amaranth.hdl import Assume, Assert, Cover
88

99
from util import main
1010

answers/e02_next_day.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,7 @@
44

55
from amaranth import Signal, Module, Elaboratable
66
from amaranth.build import Platform
7-
from amaranth.asserts import Assume, Assert, Cover
7+
from amaranth.hdl import Assume, Assert, Cover
88

99
from util import main
1010

answers/e03_cell3x3.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,7 @@
44

55
from amaranth import Signal, Module, Elaboratable
66
from amaranth.build import Platform
7-
from amaranth.asserts import Assume, Assert, Cover
7+
from amaranth.hdl import Assume, Assert, Cover
88

99
from util import main
1010

answers/e03_cell4x4.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,7 @@
44

55
from amaranth import Signal, Module, Elaboratable
66
from amaranth.build import Platform
7-
from amaranth.asserts import Assume, Assert, Cover
7+
from amaranth.hdl import Assume, Assert, Cover
88

99
from e03_cell3x3 import Cell3x3
1010
from util import main

answers/e04_negate.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,7 @@
44

55
from amaranth import Signal, Module, Elaboratable
66
from amaranth.build import Platform
7-
from amaranth.asserts import Assume, Assert, Cover
7+
from amaranth.hdl import Assume, Assert, Cover
88
from amaranth.lib.coding import PriorityEncoder
99

1010
from util import main

answers/e04_signed_compare.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,7 @@
44

55
from amaranth import Signal, Module, Elaboratable
66
from amaranth.build import Platform
7-
from amaranth.asserts import Assume, Assert, Cover
7+
from amaranth.hdl import Assume, Assert, Cover
88
from amaranth.lib.coding import PriorityEncoder
99

1010
from util import main

answers/e05_counter.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,7 @@
44

55
from amaranth import Signal, Module, Elaboratable
66
from amaranth.build import Platform
7-
from amaranth.asserts import Assume, Assert, Cover
7+
from amaranth.hdl import Assume, Assert, Cover
88

99
from util import main
1010

answers/e06_counter.py

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,8 @@
44

55
from amaranth import Signal, Module, Elaboratable, ClockSignal, ResetSignal, ClockDomain
66
from amaranth.build import Platform
7-
from amaranth.asserts import Assume, Assert, Cover, Past, Initial, Rose
7+
from amaranth.asserts import Past, Initial, Rose
8+
from amaranth.hdl import Assume, Assert, Cover
89

910
from util import main
1011

answers/e07_counter.py

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,8 @@
44

55
from amaranth import Signal, Module, Elaboratable, ClockSignal, ResetSignal, ClockDomain
66
from amaranth.build import Platform
7-
from amaranth.asserts import Assume, Assert, Cover, Past, Initial, Rose
7+
from amaranth.asserts import Past, Initial, Rose
8+
from amaranth.hdl import Assume, Assert, Cover
89

910
from util import main
1011

0 commit comments

Comments
 (0)