Skip to content

Commit 69f2444

Browse files
committed
change names
1 parent 8b2cab5 commit 69f2444

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed

src/generate/generic_reg_vcell.rs

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -117,7 +117,7 @@ impl<REG: Resettable + Writable> Reg<REG> {
117117
/// let state = periph.reg.write_and(|w| State::set(w.field1()));
118118
/// ```
119119
#[inline(always)]
120-
pub fn write_and<F, T>(&self, f: F) -> T
120+
pub fn from_write<F, T>(&self, f: F) -> T
121121
where
122122
F: FnOnce(&mut W<REG>) -> T,
123123
{
@@ -164,7 +164,7 @@ impl<REG: Writable> Reg<REG> {
164164
///
165165
/// Unsafe to use with registers which don't allow to write 0.
166166
#[inline(always)]
167-
pub unsafe fn write_with_zero_and<F, T>(&self, f: F) -> T
167+
pub unsafe fn from_write_with_zero<F, T>(&self, f: F) -> T
168168
where
169169
F: FnOnce(&mut W<REG>) -> T,
170170
{
@@ -261,7 +261,7 @@ impl<REG: Readable + Writable> Reg<REG> {
261261
/// ```
262262
/// Other fields will have the value they had before the call to `modify`.
263263
#[inline(always)]
264-
pub fn modify_and<F, T>(&self, f: F) -> T
264+
pub fn from_modify<F, T>(&self, f: F) -> T
265265
where
266266
for<'w> F: FnOnce(&R<REG>, &'w mut W<REG>) -> T,
267267
{

0 commit comments

Comments
 (0)