We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 95a4f49 commit e3110d6Copy full SHA for e3110d6
riscv-rt/CHANGELOG.md
@@ -13,6 +13,8 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
13
- Add `v-trap` feature to enable interrupt handling in vectored mode.
14
- Add `interrupt` proc macro to help defining interrupt handlers.
15
If `v-trap` feature is enabled, this macro also generates its corresponding trap.
16
+- Add `u-boot` feature, so that you can start your elf binary with u-boot and
17
+work with passed arguments.
18
19
### Changed
20
0 commit comments