Skip to content
This repository was archived by the owner on Nov 28, 2023. It is now read-only.

Commit 0ff428f

Browse files
bors[bot]Disasm
andauthored
Merge #98
98: Convert default_setup_interrupts into a Rust function r=dkhayes117 a=Disasm First step towards a fully inline-asm `riscv-rt`. Co-authored-by: Vadim Kaushan <admin@disasm.info>
2 parents df6c095 + 1624fd4 commit 0ff428f

27 files changed

+15
-15
lines changed

Cargo.toml

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -8,6 +8,7 @@ categories = ["embedded", "no-std"]
88
description = "Minimal runtime / startup for RISC-V CPU's"
99
keywords = ["riscv", "runtime", "startup"]
1010
license = "ISC"
11+
edition = "2018"
1112

1213
[dependencies]
1314
r0 = "1.0.0"

asm.S

Lines changed: 1 addition & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -167,16 +167,8 @@ default_start_trap:
167167
addi sp, sp, 16*REGBYTES
168168
mret
169169

170-
.section .text
171-
.global default_setup_interrupts
172-
173-
default_setup_interrupts:
174-
// Set trap handler
175-
la t0, _start_trap
176-
csrw mtvec, t0
177-
ret
178-
179170
/* Make sure there is an abort when linking */
171+
.section .text.abort
180172
.globl abort
181173
abort:
182174
j abort

bin/riscv32i-unknown-none-elf.a

-246 Bytes
Binary file not shown.

bin/riscv32ic-unknown-none-elf.a

-238 Bytes
Binary file not shown.

bin/riscv32if-unknown-none-elf.a

-246 Bytes
Binary file not shown.

bin/riscv32ifc-unknown-none-elf.a

-238 Bytes
Binary file not shown.

bin/riscv32ifd-unknown-none-elf.a

-246 Bytes
Binary file not shown.

bin/riscv32ifdc-unknown-none-elf.a

-238 Bytes
Binary file not shown.

bin/riscv32im-unknown-none-elf.a

-238 Bytes
Binary file not shown.

bin/riscv32imc-unknown-none-elf.a

-238 Bytes
Binary file not shown.

0 commit comments

Comments
 (0)