@@ -6,7 +6,7 @@ attempts to list them with pointers for understanding them better.
6
6
7
7
### BSP
8
8
9
- A Board Support Crate provides a high level interface configured for a specific developer
9
+ A Board Support Crate provides a high level interface configured for a specific
10
10
board. It usually depends on a [ HAL] ( #hal ) crate.
11
11
There is a more detailed description on the [ memory mapper registers page] ( ../start/registers.md ) .
12
12
@@ -23,10 +23,10 @@ There is a more detailed description on the [memory mapper registers page](../st
23
23
24
24
### I2C
25
25
26
- Sometimes referred to as ` I² C ` or Inter-IC. It is a protocol meant for hardware communication
27
- within a single integrated circuit. See [ i2c.info ] for more details
26
+ Sometimes referred to as ` I²C ` or Inter-IC. It is a protocol meant for hardware communication
27
+ within a single integrated circuit. See [ here ] [ i2c ] for more details
28
28
29
- [ i2c.info ] : https://i2c.info/
29
+ [ i2c ] : https://en.wikipedia.org/wiki/I2c
30
30
31
31
### PAC
32
32
@@ -38,7 +38,9 @@ There is a more detailed description on the [memory mapper registers page](../st
38
38
39
39
### SPI
40
40
41
- Serial Peripheral Interface
41
+ Serial Peripheral Interface. See [ here] [ spi ] for more information.
42
+
43
+ [ spi ] : https://en.wikipedia.org/wiki/Serial_peripheral_interface
42
44
43
45
### SVD
44
46
@@ -48,8 +50,12 @@ microcontroller device. You can read more about it on
48
50
49
51
### UART
50
52
51
- Universal asynchronous receiver-transmitter
53
+ Universal asynchronous receiver-transmitter. See [ here] [ uart ] for more information.
54
+
55
+ [ uart ] : https://en.wikipedia.org/wiki/Universal_asynchronous_receiver-transmitter
52
56
53
57
### USART
54
58
55
- Universal synchronous and asynchronous receiver-transmitter
59
+ Universal synchronous and asynchronous receiver-transmitter. See [ here] [ usart ] for more information.
60
+
61
+ [ usart ] : https://en.wikipedia.org/wiki/Universal_synchronous_and_asynchronous_receiver-transmitter
0 commit comments