We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent c8ddeb7 commit 00e517fCopy full SHA for 00e517f
doc/vector/riscv-crypto-vector-inst-table-zvbb-zvbc.adoc
@@ -1,6 +1,6 @@
1
[appendix]
2
[[crypto_vector_instructions_Zvbb_Zvbc]]
3
-=== Vector Bitmanip and Caryless Multiply Instructions
+=== Vector Bitmanip and Carryless Multiply Instructions
4
5
OP-V (0x57)
6
*Zvbb*, *Zvkb*, and *Zvbc* Vector instructions *in bold*
0 commit comments