We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 43a35ce commit 17aebc6Copy full SHA for 17aebc6
src/spi/bus.rs
@@ -131,7 +131,8 @@ where
131
// Ensure that RX FIFO is empty
132
self.wait_for_rxfifo();
133
134
- while iwrite < write.len() || iread < read.len() {
+ // go through entire write buffer and read back (even if read buffer is empty)
135
+ while iwrite < write.len() || iread < write.len() {
136
if iwrite < write.len() && self.spi.txdata.read().full().bit_is_clear() {
137
let byte = write.get(iwrite).unwrap_or(&0);
138
iwrite += 1;
0 commit comments