Skip to content

Actions: pytorch/executorch

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
252,400 workflow runs
252,400 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

apple-perf (private devices) apple-perf (private devices) #936: Scheduled
Queued main
main
Queued
try-cherry-pick Create a cherry pick from a PR #591: Repository dispatch triggered by pytorch-bot bot
2m 46s
2m 46s
android-perf (private devices) android-perf (private devices) #1166: Scheduled
29m 56s main
main
29m 56s
Update viable/strict Update viable/strict #29318: Scheduled
40s main
main
40s
trunk trunk #18584: by pytorch-bot bot
Queued ciflow/trunk/14747
ciflow/trunk/14747
Queued
Apple Apple #15088: by pytorch-bot bot
37m 35s ciflow/trunk/14747
ciflow/trunk/14747
37m 35s
Arm Backend: Add tests for rsub.Scalar, transpose_copy.int and t_copy.default pull #57069: Pull request #14747 synchronize by agrima1304
Queued agrima1304:op-tests
agrima1304:op-tests
Queued
Arm Backend: Add tests for rsub.Scalar, transpose_copy.int and t_copy.default Lint #55564: Pull request #14747 synchronize by agrima1304
10m 57s agrima1304:op-tests
agrima1304:op-tests
10m 57s
Arm Backend: Add tests for rsub.Scalar, transpose_copy.int and t_copy.default periodic #10130: Pull request #14747 synchronize by agrima1304
16m 36s agrima1304:op-tests
agrima1304:op-tests
16m 36s
Arm Backend: Add tests for rsub.Scalar, transpose_copy.int and t_copy.default Build Windows Wheels #3779: Pull request #14747 synchronize by agrima1304
25m 22s agrima1304:op-tests
agrima1304:op-tests
25m 22s
Arm Backend: Add tests for rsub.Scalar, transpose_copy.int and t_copy.default Build Presets #16631: Pull request #14747 synchronize by agrima1304
17m 57s agrima1304:op-tests
agrima1304:op-tests
17m 57s
Arm Backend: Add tests for rsub.Scalar, transpose_copy.int and t_copy.default Build documentation #57383: Pull request #14747 synchronize by agrima1304
12m 46s agrima1304:op-tests
agrima1304:op-tests
12m 46s
Arm Backend: Add tests for rsub.Scalar, transpose_copy.int and t_copy.default Test CUDA Builds #720: Pull request #14747 synchronize by agrima1304
22m 10s agrima1304:op-tests
agrima1304:op-tests
22m 10s
Arm Backend: Add tests for rsub.Scalar, transpose_copy.int and t_copy.default Check Labels #38653: Pull request #14747 synchronize by agrima1304
36s
36s
pages build and deployment pages-build-deployment #7528: by github-pages bot
1m 3s gh-pages
gh-pages
1m 3s
Update viable/strict Update viable/strict #29317: Scheduled
52s main
main
52s
pages build and deployment pages-build-deployment #7527: by github-pages bot
1m 47s gh-pages
gh-pages
1m 47s
Rearranging calculations in quantized linear tiled implementaiton to reduce register usage and gain performance. periodic #10129: Pull request #15111 labeled by meta-codesync bot
16m 51s trivedivivek:export-D84608770
trivedivivek:export-D84608770
16m 51s
Rearranging calculations in quantized linear tiled implementaiton to reduce register usage and gain performance. Check Labels #38652: Pull request #15111 labeled by meta-codesync bot
1m 40s
1m 40s
Rearranging calculations in quantized linear tiled implementaiton to reduce register usage and gain performance. periodic #10128: Pull request #15111 labeled by meta-codesync bot
9s trivedivivek:export-D84608770
trivedivivek:export-D84608770
9s
Rearranging calculations in quantized linear tiled implementaiton to reduce register usage and gain performance. Check Labels #38651: Pull request #15111 labeled by meta-codesync bot
36s
36s
Rearranging calculations in quantized linear tiled implementaiton to reduce register usage and gain performance. periodic #10127: Pull request #15111 labeled by meta-cla bot
23s trivedivivek:export-D84608770
trivedivivek:export-D84608770
23s
Rearranging calculations in quantized linear tiled implementaiton to reduce register usage and gain performance. Check Labels #38650: Pull request #15111 labeled by meta-cla bot
5s
5s
Rearranging calculations in quantized linear tiled implementaiton to reduce register usage and gain performance. Build Windows Wheels #3778: Pull request #15111 opened by trivedivivek
27m 43s trivedivivek:export-D84608770
trivedivivek:export-D84608770
27m 43s
Rearranging calculations in quantized linear tiled implementaiton to reduce register usage and gain performance. Test CUDA Builds #719: Pull request #15111 opened by trivedivivek
23m 9s trivedivivek:export-D84608770
trivedivivek:export-D84608770
23m 9s