We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents 5eec62a + 17ecb04 commit 3046d08Copy full SHA for 3046d08
CMakeLists.txt
@@ -31,6 +31,9 @@ set(TIMING_SRC_DIR ${PATCH_DIR}/timing_fix)
31
# Enable Analytic Placer in VTR CMake
32
set(VPR_ANALYTIC_PLACE ON CACHE BOOL "Enable Analytic Placer in VTR" FORCE)
33
34
+# Enable server-mode (vpr --server) in VTR CMake
35
+set(VPR_USE_SERVER ON CACHE BOOL "Enable Server Mode in VTR" FORCE)
36
+
37
set(OPENFPGA_SRC_DIR ${PATCH_DIR}/openfpga)
38
set(TILEABLE_SRC_DIR ${PATCH_DIR}/tileable_fix)
39
0 commit comments