273
273
#define MSDC_PAD_TUNE_CMD2_SEL BIT(21) /* RW */
274
274
275
275
#define PAD_DS_TUNE_DLY_SEL BIT(0) /* RW */
276
+ #define PAD_DS_TUNE_DLY2_SEL BIT(1) /* RW */
276
277
#define PAD_DS_TUNE_DLY1 GENMASK(6, 2) /* RW */
277
278
#define PAD_DS_TUNE_DLY2 GENMASK(11, 7) /* RW */
278
279
#define PAD_DS_TUNE_DLY3 GENMASK(16, 12) /* RW */
318
319
319
320
/* EMMC50_PAD_DS_TUNE mask */
320
321
#define PAD_DS_DLY_SEL BIT(16) /* RW */
322
+ #define PAD_DS_DLY2_SEL BIT(15) /* RW */
321
323
#define PAD_DS_DLY1 GENMASK(14, 10) /* RW */
322
324
#define PAD_DS_DLY3 GENMASK(4, 0) /* RW */
323
325
@@ -2504,13 +2506,23 @@ static int msdc_execute_tuning(struct mmc_host *mmc, u32 opcode)
2504
2506
static int msdc_prepare_hs400_tuning (struct mmc_host * mmc , struct mmc_ios * ios )
2505
2507
{
2506
2508
struct msdc_host * host = mmc_priv (mmc );
2509
+
2507
2510
host -> hs400_mode = true;
2508
2511
2509
- if (host -> top_base )
2510
- writel (host -> hs400_ds_delay ,
2511
- host -> top_base + EMMC50_PAD_DS_TUNE );
2512
- else
2513
- writel (host -> hs400_ds_delay , host -> base + PAD_DS_TUNE );
2512
+ if (host -> top_base ) {
2513
+ if (host -> hs400_ds_dly3 )
2514
+ sdr_set_field (host -> top_base + EMMC50_PAD_DS_TUNE ,
2515
+ PAD_DS_DLY3 , host -> hs400_ds_dly3 );
2516
+ if (host -> hs400_ds_delay )
2517
+ writel (host -> hs400_ds_delay ,
2518
+ host -> top_base + EMMC50_PAD_DS_TUNE );
2519
+ } else {
2520
+ if (host -> hs400_ds_dly3 )
2521
+ sdr_set_field (host -> base + PAD_DS_TUNE ,
2522
+ PAD_DS_TUNE_DLY3 , host -> hs400_ds_dly3 );
2523
+ if (host -> hs400_ds_delay )
2524
+ writel (host -> hs400_ds_delay , host -> base + PAD_DS_TUNE );
2525
+ }
2514
2526
/* hs400 mode must set it to 0 */
2515
2527
sdr_clr_bits (host -> base + MSDC_PATCH_BIT2 , MSDC_PATCH_BIT2_CFGCRCSTS );
2516
2528
/* to improve read performance, set outstanding to 2 */
@@ -2530,14 +2542,11 @@ static int msdc_execute_hs400_tuning(struct mmc_host *mmc, struct mmc_card *card
2530
2542
if (host -> top_base ) {
2531
2543
sdr_set_bits (host -> top_base + EMMC50_PAD_DS_TUNE ,
2532
2544
PAD_DS_DLY_SEL );
2533
- if (host -> hs400_ds_dly3 )
2534
- sdr_set_field (host -> top_base + EMMC50_PAD_DS_TUNE ,
2535
- PAD_DS_DLY3 , host -> hs400_ds_dly3 );
2545
+ sdr_clr_bits (host -> top_base + EMMC50_PAD_DS_TUNE ,
2546
+ PAD_DS_DLY2_SEL );
2536
2547
} else {
2537
2548
sdr_set_bits (host -> base + PAD_DS_TUNE , PAD_DS_TUNE_DLY_SEL );
2538
- if (host -> hs400_ds_dly3 )
2539
- sdr_set_field (host -> base + PAD_DS_TUNE ,
2540
- PAD_DS_TUNE_DLY3 , host -> hs400_ds_dly3 );
2549
+ sdr_clr_bits (host -> base + PAD_DS_TUNE , PAD_DS_TUNE_DLY2_SEL );
2541
2550
}
2542
2551
2543
2552
host -> hs400_tuning = true;
0 commit comments