Skip to content

Commit c55f7ee

Browse files
juhosgandersson
authored andcommitted
clk: qcom: apss-ipq-pll: fix PLL rate for IPQ5018
According to ipq5018.dtsi, the maximum supported rate by the CPU is 1.008 GHz on the IPQ5018 platform, however the current configuration of the PLL results in 1.2 GHz rate. Change the 'L' value in the PLL configuration to limit the rate to 1.008 GHz. The downstream kernel also uses the same value [1]. Also add a comment to indicate the desired frequency. [1] https://git.codelinaro.org/clo/qsdk/oss/kernel/linux-ipq-5.4/-/blob/NHSS.QSDK.12.4/drivers/clk/qcom/apss-ipq5018.c?ref_type=heads#L151 Fixes: 50492f9 ("clk: qcom: apss-ipq-pll: add support for IPQ5018") Signed-off-by: Gabor Juhos <j4g8y7@gmail.com> Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org> Link: https://lore.kernel.org/r/20240326-fix-ipq5018-apss-pll-rate-v1-1-82ab31c9da7e@gmail.com Signed-off-by: Bjorn Andersson <andersson@kernel.org>
1 parent 07fb0a7 commit c55f7ee

File tree

1 file changed

+2
-1
lines changed

1 file changed

+2
-1
lines changed

drivers/clk/qcom/apss-ipq-pll.c

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -66,8 +66,9 @@ static struct clk_alpha_pll ipq_pll_stromer_plus = {
6666
},
6767
};
6868

69+
/* 1.008 GHz configuration */
6970
static const struct alpha_pll_config ipq5018_pll_config = {
70-
.l = 0x32,
71+
.l = 0x2a,
7172
.config_ctl_val = 0x4001075b,
7273
.config_ctl_hi_val = 0x304,
7374
.main_output_mask = BIT(0),

0 commit comments

Comments
 (0)