Skip to content

Commit 360b045

Browse files
captain5050acmel
captain5050
authored and
acmel
committed
perf vendor events intel: Update sapphirerapids events to v1.17
Update to v1.17 released in: intel/perfmon#123 Add events FP_ARITH_DISPATCHED.V0, FP_ARITH_DISPATCHED.V1, FP_ARITH_DISPATCHED.V2, UNC_IIO_IOMMU0.1G_HITS, UNC_IIO_IOMMU0.2M_HITS and UNC_IIO_IOMMU0.4K_HITS. Description updates. Signed-off-by: Ian Rogers <irogers@google.com> Reviewed-by: Kan Liang <kan.liang@linux.intel.com> Cc: Adrian Hunter <adrian.hunter@intel.com> Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com> Cc: Edward Baker <edward.baker@intel.com> Cc: Ingo Molnar <mingo@redhat.com> Cc: Jiri Olsa <jolsa@kernel.org> Cc: Mark Rutland <mark.rutland@arm.com> Cc: Namhyung Kim <namhyung@kernel.org> Cc: Peter Zijlstra <peterz@infradead.org> Link: https://lore.kernel.org/r/20240104074259.653219-4-irogers@google.com Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com>
1 parent 8550506 commit 360b045

File tree

5 files changed

+60
-9
lines changed

5 files changed

+60
-9
lines changed

‎tools/perf/pmu-events/arch/x86/mapfile.csv

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -26,7 +26,7 @@ GenuineIntel-6-1[AEF],v4,nehalemep,core
2626
GenuineIntel-6-2E,v4,nehalemex,core
2727
GenuineIntel-6-A7,v1.01,rocketlake,core
2828
GenuineIntel-6-2A,v19,sandybridge,core
29-
GenuineIntel-6-8F,v1.16,sapphirerapids,core
29+
GenuineIntel-6-8F,v1.17,sapphirerapids,core
3030
GenuineIntel-6-AF,v1.00,sierraforest,core
3131
GenuineIntel-6-(37|4A|4C|4D|5A),v15,silvermont,core
3232
GenuineIntel-6-(4E|5E|8E|9E|A5|A6),v57,skylake,core

‎tools/perf/pmu-events/arch/x86/sapphirerapids/floating-point.json

Lines changed: 24 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -23,26 +23,47 @@
2323
"UMask": "0x10"
2424
},
2525
{
26-
"BriefDescription": "FP_ARITH_DISPATCHED.PORT_0",
26+
"BriefDescription": "FP_ARITH_DISPATCHED.PORT_0 [This event is alias to FP_ARITH_DISPATCHED.V0]",
2727
"EventCode": "0xb3",
2828
"EventName": "FP_ARITH_DISPATCHED.PORT_0",
2929
"SampleAfterValue": "2000003",
3030
"UMask": "0x1"
3131
},
3232
{
33-
"BriefDescription": "FP_ARITH_DISPATCHED.PORT_1",
33+
"BriefDescription": "FP_ARITH_DISPATCHED.PORT_1 [This event is alias to FP_ARITH_DISPATCHED.V1]",
3434
"EventCode": "0xb3",
3535
"EventName": "FP_ARITH_DISPATCHED.PORT_1",
3636
"SampleAfterValue": "2000003",
3737
"UMask": "0x2"
3838
},
3939
{
40-
"BriefDescription": "FP_ARITH_DISPATCHED.PORT_5",
40+
"BriefDescription": "FP_ARITH_DISPATCHED.PORT_5 [This event is alias to FP_ARITH_DISPATCHED.V2]",
4141
"EventCode": "0xb3",
4242
"EventName": "FP_ARITH_DISPATCHED.PORT_5",
4343
"SampleAfterValue": "2000003",
4444
"UMask": "0x4"
4545
},
46+
{
47+
"BriefDescription": "FP_ARITH_DISPATCHED.V0 [This event is alias to FP_ARITH_DISPATCHED.PORT_0]",
48+
"EventCode": "0xb3",
49+
"EventName": "FP_ARITH_DISPATCHED.V0",
50+
"SampleAfterValue": "2000003",
51+
"UMask": "0x1"
52+
},
53+
{
54+
"BriefDescription": "FP_ARITH_DISPATCHED.V1 [This event is alias to FP_ARITH_DISPATCHED.PORT_1]",
55+
"EventCode": "0xb3",
56+
"EventName": "FP_ARITH_DISPATCHED.V1",
57+
"SampleAfterValue": "2000003",
58+
"UMask": "0x2"
59+
},
60+
{
61+
"BriefDescription": "FP_ARITH_DISPATCHED.V2 [This event is alias to FP_ARITH_DISPATCHED.PORT_5]",
62+
"EventCode": "0xb3",
63+
"EventName": "FP_ARITH_DISPATCHED.V2",
64+
"SampleAfterValue": "2000003",
65+
"UMask": "0x4"
66+
},
4667
{
4768
"BriefDescription": "Counts number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
4869
"EventCode": "0xc7",

‎tools/perf/pmu-events/arch/x86/sapphirerapids/pipeline.json

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -505,7 +505,7 @@
505505
"UMask": "0x1"
506506
},
507507
{
508-
"BriefDescription": "INT_MISC.UNKNOWN_BRANCH_CYCLES",
508+
"BriefDescription": "Bubble cycles of BAClear (Unknown Branch).",
509509
"EventCode": "0xad",
510510
"EventName": "INT_MISC.UNKNOWN_BRANCH_CYCLES",
511511
"MSRIndex": "0x3F7",

‎tools/perf/pmu-events/arch/x86/sapphirerapids/uncore-interconnect.json

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -4825,11 +4825,11 @@
48254825
"Unit": "M3UPI"
48264826
},
48274827
{
4828-
"BriefDescription": "Number of allocations into the CRS Egress used to queue up requests destined to the mesh (AD Bouncable)",
4828+
"BriefDescription": "Number of allocations into the CRS Egress used to queue up requests destined to the mesh (AD Bounceable)",
48294829
"EventCode": "0x47",
48304830
"EventName": "UNC_MDF_CRS_TxR_INSERTS.AD_BNC",
48314831
"PerPkg": "1",
4832-
"PublicDescription": "AD Bouncable : Number of allocations into the CRS Egress",
4832+
"PublicDescription": "AD Bounceable : Number of allocations into the CRS Egress",
48334833
"UMask": "0x1",
48344834
"Unit": "MDF"
48354835
},
@@ -4861,11 +4861,11 @@
48614861
"Unit": "MDF"
48624862
},
48634863
{
4864-
"BriefDescription": "Number of allocations into the CRS Egress used to queue up requests destined to the mesh (BL Bouncable)",
4864+
"BriefDescription": "Number of allocations into the CRS Egress used to queue up requests destined to the mesh (BL Bounceable)",
48654865
"EventCode": "0x47",
48664866
"EventName": "UNC_MDF_CRS_TxR_INSERTS.BL_BNC",
48674867
"PerPkg": "1",
4868-
"PublicDescription": "BL Bouncable : Number of allocations into the CRS Egress",
4868+
"PublicDescription": "BL Bounceable : Number of allocations into the CRS Egress",
48694869
"UMask": "0x4",
48704870
"Unit": "MDF"
48714871
},

‎tools/perf/pmu-events/arch/x86/sapphirerapids/uncore-io.json

Lines changed: 30 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1249,6 +1249,36 @@
12491249
"UMask": "0x70ff010",
12501250
"Unit": "IIO"
12511251
},
1252+
{
1253+
"BriefDescription": ": IOTLB Hits to a 1G Page",
1254+
"EventCode": "0x40",
1255+
"EventName": "UNC_IIO_IOMMU0.1G_HITS",
1256+
"PerPkg": "1",
1257+
"PortMask": "0x0000",
1258+
"PublicDescription": ": IOTLB Hits to a 1G Page : Counts if a transaction to a 1G page, on its first lookup, hits the IOTLB.",
1259+
"UMask": "0x10",
1260+
"Unit": "IIO"
1261+
},
1262+
{
1263+
"BriefDescription": ": IOTLB Hits to a 2M Page",
1264+
"EventCode": "0x40",
1265+
"EventName": "UNC_IIO_IOMMU0.2M_HITS",
1266+
"PerPkg": "1",
1267+
"PortMask": "0x0000",
1268+
"PublicDescription": ": IOTLB Hits to a 2M Page : Counts if a transaction to a 2M page, on its first lookup, hits the IOTLB.",
1269+
"UMask": "0x8",
1270+
"Unit": "IIO"
1271+
},
1272+
{
1273+
"BriefDescription": ": IOTLB Hits to a 4K Page",
1274+
"EventCode": "0x40",
1275+
"EventName": "UNC_IIO_IOMMU0.4K_HITS",
1276+
"PerPkg": "1",
1277+
"PortMask": "0x0000",
1278+
"PublicDescription": ": IOTLB Hits to a 4K Page : Counts if a transaction to a 4K page, on its first lookup, hits the IOTLB.",
1279+
"UMask": "0x4",
1280+
"Unit": "IIO"
1281+
},
12521282
{
12531283
"BriefDescription": ": Context cache hits",
12541284
"EventCode": "0x40",

0 commit comments

Comments
 (0)