We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent b4192aa commit c4c9ff2Copy full SHA for c4c9ff2
src/libcore/sync/atomic.rs
@@ -21,7 +21,7 @@
21
//!
22
//! Each method takes an `Ordering` which represents the strength of
23
//! the memory barrier for that operation. These orderings are the
24
-//! same as [LLVM atomic orderings][1]. For more information see the [nomicon][2]
+//! same as [LLVM atomic orderings][1]. For more information see the [nomicon][2].
25
26
//! [1]: http://llvm.org/docs/LangRef.html#memory-model-for-concurrent-operations
27
//! [2]: https://doc.rust-lang.org/nomicon/atomics.html
0 commit comments