We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 0e3ee1b commit dfa0918Copy full SHA for dfa0918
llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp
@@ -986,14 +986,16 @@ NVPTXTargetLowering::NVPTXTargetLowering(const NVPTXTargetMachine &TM,
986
setFP16OperationAction(ISD::FEXP2, MVT::v2f16, Legal, Expand);
987
setBF16OperationAction(ISD::FEXP2, MVT::bf16, Legal, Promote);
988
setBF16OperationAction(ISD::FEXP2, MVT::v2bf16, Legal, Expand);
989
+ setOperationAction(ISD::FEXP2, MVT::v2f32, Expand);
990
991
// FLOG2 supports f32 only
992
// f16/bf16 types aren't supported, but they are promoted/expanded to f32.
993
if (UseApproxLog2F32) {
994
setOperationAction(ISD::FLOG2, MVT::f32, Legal);
995
setOperationPromotedToType(ISD::FLOG2, MVT::f16, MVT::f32);
996
setOperationPromotedToType(ISD::FLOG2, MVT::bf16, MVT::f32);
- setOperationAction(ISD::FLOG2, {MVT::v2f16, MVT::v2bf16}, Expand);
997
+ setOperationAction(ISD::FLOG2, {MVT::v2f16, MVT::v2bf16, MVT::v2f32},
998
+ Expand);
999
}
1000
1001
setOperationAction(ISD::ADDRSPACECAST, {MVT::i32, MVT::i64}, Custom);
0 commit comments