We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent fc1e81f commit db0cdb1Copy full SHA for db0cdb1
llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp
@@ -988,14 +988,16 @@ NVPTXTargetLowering::NVPTXTargetLowering(const NVPTXTargetMachine &TM,
988
setFP16OperationAction(ISD::FEXP2, MVT::v2f16, Legal, Expand);
989
setBF16OperationAction(ISD::FEXP2, MVT::bf16, Legal, Promote);
990
setBF16OperationAction(ISD::FEXP2, MVT::v2bf16, Legal, Expand);
991
+ setOperationAction(ISD::FEXP2, MVT::v2f32, Expand);
992
993
// FLOG2 supports f32 only
994
// f16/bf16 types aren't supported, but they are promoted/expanded to f32.
995
if (UseApproxLog2F32) {
996
setOperationAction(ISD::FLOG2, MVT::f32, Legal);
997
setOperationPromotedToType(ISD::FLOG2, MVT::f16, MVT::f32);
998
setOperationPromotedToType(ISD::FLOG2, MVT::bf16, MVT::f32);
- setOperationAction(ISD::FLOG2, {MVT::v2f16, MVT::v2bf16}, Expand);
999
+ setOperationAction(ISD::FLOG2, {MVT::v2f16, MVT::v2bf16, MVT::v2f32},
1000
+ Expand);
1001
}
1002
1003
setOperationAction(ISD::ADDRSPACECAST, {MVT::i32, MVT::i64}, Custom);
0 commit comments