We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 5ae4cdd commit d2c7cb0Copy full SHA for d2c7cb0
llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp
@@ -1426,10 +1426,14 @@ bool NVPTXDAGToDAGISel::tryStore(SDNode *N) {
1426
MVT ScalarVT = SimpleVT.getScalarType();
1427
unsigned ToTypeWidth = ScalarVT.getSizeInBits();
1428
if (SimpleVT.isVector()) {
1429
- assert((Isv2x16VT(StoreVT) || StoreVT == MVT::v4i8) &&
1430
- "Unexpected vector type");
1431
- // v2x16 is stored using st.b32
1432
- ToTypeWidth = 32;
+ if (Isv2x16VT(StoreVT) || StoreVT == MVT::v4i8)
+ // v2x16 is stored using st.b32
+ ToTypeWidth = 32;
+ else if (StoreVT == MVT::v2f32)
1433
+ // v2f32 is stored using st.b64
1434
+ ToTypeWidth = 64;
1435
+ else
1436
+ llvm_unreachable("Unexpected vector type");
1437
}
1438
1439
unsigned int ToType = getLdStRegType(ScalarVT);
0 commit comments