We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 390fbe6 commit cc9b5c3Copy full SHA for cc9b5c3
llvm/lib/Target/RISCV/RISCVFeatures.td
@@ -179,7 +179,6 @@ def FeatureStdExtZicfiss
179
def HasStdExtZicfiss : Predicate<"Subtarget->hasStdExtZicfiss()">,
180
AssemblerPredicate<(all_of FeatureStdExtZicfiss),
181
"'Zicfiss' (Shadow stack)">;
182
-def NoHasStdExtZicfiss : Predicate<"!Subtarget->hasStdExtZicfiss()">;
183
184
def FeatureStdExtZilsd
185
: RISCVExtension<1, 0,
@@ -188,7 +187,6 @@ def FeatureStdExtZilsd
188
187
def HasStdExtZilsd : Predicate<"Subtarget->hasStdExtZilsd()">,
189
AssemblerPredicate<(all_of FeatureStdExtZilsd),
190
"'Zilsd' (Load/Store pair instructions)">;
191
-def NoHasStdExtZilsd : Predicate<"!Subtarget->hasStdExtZilsd()">;
192
193
// Multiply Extensions
194
0 commit comments