Skip to content

Commit be7a216

Browse files
authored
Improve file patterns for some backends.
I noticed that one of my PRs, #147624, did not get automatically labelled with `backend:RISC-V` when it touched a test under `llvm/test/CodeGen/RISCV`. This seems to be because the pattern only looks for files named `*RISCV*` or `*riscv* and not necessarily files in a directory named like that. To fix that, let's make RISC-V use a more accepting pattern, similar to AMDGPU, and do the same for two other backends. Reviewers: tstellar, arsenm Reviewed By: arsenm Pull Request: #147633
1 parent 102c15a commit be7a216

File tree

1 file changed

+10
-8
lines changed

1 file changed

+10
-8
lines changed

.github/new-prs-labeler.yml

Lines changed: 10 additions & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -784,18 +784,20 @@ backend:NVPTX:
784784
backend:MIPS:
785785
- '**/*mips*'
786786
- '**/*Mips*'
787+
- '**/*mips*/**'
788+
- '**/*Mips*/**'
787789

788790
backend:RISC-V:
789-
- clang/**/*riscv*
790-
- clang/**/*RISCV*
791-
- llvm/**/*riscv*
792-
- llvm/**/*RISCV*
791+
- '**/*riscv*'
792+
- '**/*RISCV*'
793+
- '**/*riscv*/**'
794+
- '**/*RISCV*/**'
793795

794796
backend:Xtensa:
795-
- clang/**/*xtensa*
796-
- clang/**/*Xtensa*
797-
- llvm/**/*xtensa*
798-
- llvm/**/*Xtensa*
797+
- '**/*xtensa*'
798+
- '**/*Xtensa*'
799+
- '**/*xtensa*/**'
800+
- '**/*Xtensa*/**'
799801

800802
lld:coff:
801803
- lld/**/COFF/**

0 commit comments

Comments
 (0)