Skip to content

Commit a578a75

Browse files
[Target] Use DenseSet instead of DenseMap (NFC) (#132619)
This patch uses DenseSet instead of DenseMap. Note that the set of Registers that map to true without this patch is the same as the set of Registers that are present in the set with this patch. This patch is inspired by: commit d7879e5 Author: Craig Topper <craig.topper@sifive.com> Date: Wed Mar 19 08:32:09 2025 -0700
1 parent 0be69e5 commit a578a75

File tree

2 files changed

+6
-6
lines changed

2 files changed

+6
-6
lines changed

llvm/lib/Target/VE/VEISelLowering.cpp

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -2645,15 +2645,15 @@ VETargetLowering::emitSjLjDispatchBlock(MachineInstr &MI,
26452645
if (!II.isCall())
26462646
continue;
26472647

2648-
DenseMap<Register, bool> DefRegs;
2648+
DenseSet<Register> DefRegs;
26492649
for (auto &MOp : II.operands())
26502650
if (MOp.isReg())
2651-
DefRegs[MOp.getReg()] = true;
2651+
DefRegs.insert(MOp.getReg());
26522652

26532653
MachineInstrBuilder MIB(*MF, &II);
26542654
for (unsigned RI = 0; SavedRegs[RI]; ++RI) {
26552655
Register Reg = SavedRegs[RI];
2656-
if (!DefRegs[Reg])
2656+
if (!DefRegs.contains(Reg))
26572657
MIB.addReg(Reg, RegState::ImplicitDefine | RegState::Dead);
26582658
}
26592659

llvm/lib/Target/X86/X86ISelLowering.cpp

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -37430,15 +37430,15 @@ X86TargetLowering::EmitSjLjDispatchBlock(MachineInstr &MI,
3743037430
if (!II.isCall())
3743137431
continue;
3743237432

37433-
DenseMap<Register, bool> DefRegs;
37433+
DenseSet<Register> DefRegs;
3743437434
for (auto &MOp : II.operands())
3743537435
if (MOp.isReg())
37436-
DefRegs[MOp.getReg()] = true;
37436+
DefRegs.insert(MOp.getReg());
3743737437

3743837438
MachineInstrBuilder MIB(*MF, &II);
3743937439
for (unsigned RegIdx = 0; SavedRegs[RegIdx]; ++RegIdx) {
3744037440
Register Reg = SavedRegs[RegIdx];
37441-
if (!DefRegs[Reg])
37441+
if (!DefRegs.contains(Reg))
3744237442
MIB.addReg(Reg, RegState::ImplicitDefine | RegState::Dead);
3744337443
}
3744437444

0 commit comments

Comments
 (0)