Skip to content

Commit 612afab

Browse files
committed
[RISCV] Use MachineInstr::isFullCopy in a few places. NFC
Instead of checking that there's no subregisters.
1 parent 5977766 commit 612afab

File tree

2 files changed

+3
-6
lines changed

2 files changed

+3
-6
lines changed

llvm/lib/Target/RISCV/RISCVVLOptimizer.cpp

Lines changed: 1 addition & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1346,9 +1346,7 @@ RISCVVLOptimizer::checkUsers(const MachineInstr &MI) const {
13461346
const MachineInstr &UserMI = *UserOp.getParent();
13471347
LLVM_DEBUG(dbgs() << " Checking user: " << UserMI << "\n");
13481348

1349-
if (UserMI.isCopy() && UserMI.getOperand(0).getReg().isVirtual() &&
1350-
UserMI.getOperand(0).getSubReg() == RISCV::NoSubRegister &&
1351-
UserMI.getOperand(1).getSubReg() == RISCV::NoSubRegister) {
1349+
if (UserMI.isFullCopy() && UserMI.getOperand(0).getReg().isVirtual()) {
13521350
LLVM_DEBUG(dbgs() << " Peeking through uses of COPY\n");
13531351
Worklist.insert_range(llvm::make_pointer_range(
13541352
MRI->use_operands(UserMI.getOperand(0).getReg())));

llvm/lib/Target/RISCV/RISCVVectorMaskDAGMutation.cpp

Lines changed: 2 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -40,9 +40,8 @@
4040
namespace llvm {
4141

4242
static bool isCopyToV0(const MachineInstr &MI) {
43-
return MI.isCopy() && MI.getOperand(0).getReg() == RISCV::V0 &&
44-
MI.getOperand(1).getReg().isVirtual() &&
45-
MI.getOperand(1).getSubReg() == RISCV::NoSubRegister;
43+
return MI.isFullCopy() && MI.getOperand(0).getReg() == RISCV::V0 &&
44+
MI.getOperand(1).getReg().isVirtual();
4645
}
4746

4847
static bool isSoleUseCopyToV0(SUnit &SU) {

0 commit comments

Comments
 (0)